-
PlanV
- Munich
-
18:00
(UTC +01:00) - in/yilou-wang-a0569b215
Lists (1)
Sort Name ascending (A-Z)
Stars
红墨 - 基于🍌Nano Banana Pro🍌 的一站式小红书图文生成器 《一句话一张图片生成小红书图文》 Red Ink - A one-stop Xiaohongshu image-and-text generator based on the 🍌Nano Banana Pro🍌, "One Sentence, One Image: Generate Xiaohongshu Text …
AI-Driven Verilator Gap Checker (langgraph-based)
Intelligent automation and multi-agent orchestration for Claude Code
Enables access from cocotb/Pyuvm to SystemVerilog Verification IP. Besides re-usable code, this repo contains a simple example implementation
planvtech / core-v-verif
Forked from openhwgroup/core-v-verifFunctional verification project for the CORE-V family of RISC-V cores.
Complete UVM TestBench For Verification Of D Flip Flop
A complete UVM TB for verification of single port 64KB RAM
Functional verification project for the CORE-V family of RISC-V cores.
PlanV CI System for testing Verilator-Features
Verilator open-source SystemVerilog simulator and lint system
planvtech / verilator
Forked from verilator/verilatorVerilator open-source SystemVerilog simulator and lint system