🌴爱情树，将相爱的时刻永远珍藏 （微信，QQ可完美查看）https://ajlovechina.github.io/LoveTree/

BPSK verilog code generated by HLS

BPSK verilog implemention

the ws2812 driver by SPI and DMA,both of which is STM32CubeMX generate

LMS sound filtering by Verilog

A project demonstrate how to config ad9361 to TX mode and how to transmit MSK

Gigabit Ethernet UDP communication driver

AD7606 driver verilog

USB2.0 Verilog