Skip to content
View mcjtag's full-sized avatar

Block or report mcjtag

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Open-source, low-cost 10.5 GHz PLFM phased array RADAR system

PLSQL 24,277 5,584 Updated Jun 17, 2026

Xilinx Embedded Software (embeddedsw) Development

HTML 1,225 1,148 Updated Aug 17, 2026

USB Full-Speed/Hi-Speed Device Controller core for FPGA

SystemVerilog 34 10 Updated Nov 23, 2020

Milandr MCU 1986x Standard Peripherals Library. Mirror:

C 47 30 Updated Apr 17, 2023

Verilog Ethernet components for FPGA implementation

Verilog 3,071 848 Updated Feb 27, 2025