Skip to content
View andrempmattos's full-sized avatar

Highlights

  • Pro

Organizations

@spacelab-ufsc

Block or report andrempmattos

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
7 results for source starred repositories written in Verilog
Clear filter

A small, light weight, RISC CPU soft core

Verilog 1,475 174 Updated Aug 9, 2025

32-bit Superscalar RISC-V CPU

Verilog 1,119 195 Updated Sep 18, 2021

Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source.

Verilog 1,028 197 Updated Oct 22, 2023

3-stage RV32IMACZb* processor with debug

Verilog 949 69 Updated Oct 28, 2025

An AMD/Xilinx Artix 50T FPGA on a Pi5 Hat with PCIe and GPIO interconnects as well as SPI programming

Verilog 15 4 Updated Sep 25, 2024

A sample design of Nios with on-board SDRAM for CYC1000 (a low cost Cyclone10 FPGA board)

Verilog 13 2 Updated Jul 8, 2021

Mitigating Single-Event Upsets in COTS SDRAM using an EDAC SDRAM Controller

Verilog 9 2 Updated Oct 30, 2017