Skip to content
View andrempmattos's full-sized avatar

Highlights

  • Pro

Organizations

@spacelab-ufsc

Block or report andrempmattos

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
11 results for source starred repositories written in VHDL
Clear filter

VHDL 2008/93/87 simulator

VHDL 2,673 396 Updated Nov 5, 2025

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

VHDL 1,899 291 Updated Nov 7, 2025

Develop an end-to-end hypothetical reference model, network architectures, precision time tools, performance objectives and the methods to distribute, operate, monitor time synchronization within d…

VHDL 1,435 114 Updated May 4, 2025

A huge VHDL library for FPGA and digital ASIC development

VHDL 407 77 Updated Nov 6, 2025

VHDL synthesis (based on ghdl)

VHDL 350 35 Updated Nov 2, 2025

SPI master and SPI slave for FPGA written in VHDL

VHDL 180 42 Updated Apr 24, 2021

Linux Capable 32-bit RISC-V based SoC in System Verilog

VHDL 60 21 Updated Nov 13, 2024

VHDL codes to generate GPS L1 C/A and Galileo E1OS and E5 PRNs and dataless signals. Secondary codes not included.

VHDL 30 12 Updated Feb 22, 2019

HARV - HArdened Risc-V

VHDL 15 1 Updated Mar 10, 2022

A camera for the ZedBoard with the MT9D111 sensor

VHDL 6 1 Updated Oct 4, 2018

🖩Repositório para Disciplina EEL7123 - Tópico Avançado em Sistemas Digitais - UFSC

VHDL 2 Updated Dec 18, 2019