Skip to content
View aryarenj's full-sized avatar
  • University of Maryland Baltimore County

Block or report aryarenj

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Convolutional-Neutral-Network-on-FPGA Convolutional-Neutral-Network-on-FPGA Public

    CNN on Artix-7 FPGA to perform pattern detection from a pool of objects

    Verilog 12 6

  2. Full-Sequential-ATPG Full-Sequential-ATPG Public

    ATPG to detect stuck-at faults in Verilog netlist with TetraMAX tcl commands

    Verilog 2 1

  3. cppzmq cppzmq Public

    Forked from zeromq/cppzmq

    Header-only C++ binding for libzmq

    C++

  4. flatbuffers flatbuffers Public

    Forked from google/flatbuffers

    Memory Efficient Serialization Library

    C++

  5. 32Byte-Direct-Mapped-Cache 32Byte-Direct-Mapped-Cache Public

    Full-custom 32 Byte direct mapped cache in 0.6um CMOS technology for Read Hit, Read miss, Write hit operations

    VHDL

  6. Concurrent-Error-Detection-in-AES Concurrent-Error-Detection-in-AES Public

    CED scheme to detect transient/permanent faults at bit/byte level in any round of AES

    VHDL 1