GitHub - cominixo/verileste: WIP port of Celeste Classic to Verilog · GitHub

Name		Name	Last commit message	Last commit date
Latest commit History 4 Commits
rtl		rtl
.gitignore		.gitignore
Makefile		Makefile
inputs.mem		inputs.mem
is_solid.mem		is_solid.mem
is_solid_generator.py		is_solid_generator.py
tb.sv		tb.sv
verileste.cst		verileste.cst

About

WIP port of Celeste Classic to Verilog

0 stars

1 watching

Report repository

Releases

Packages

Contributors

Languages