SCMP Verilog

This project contains an experimental SC/MP core written in System Verilog.

This is not intended to be the smallest, fastest or best design, but instead a test bed for trying out different microcode ideas.