Skip to content
View furrtek's full-sized avatar

Block or report furrtek

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
6 stars written in SystemVerilog
Clear filter

A Verilog synthesis flow for Minecraft redstone circuits

SystemVerilog 1,495 32 Updated Nov 25, 2020

Send video/audio over HDMI on an FPGA

SystemVerilog 1,212 131 Updated Feb 3, 2024

Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer

SystemVerilog 389 46 Updated Oct 2, 2025

FX68K 68000 cycle accurate SystemVerilog core

SystemVerilog 155 32 Updated Jun 1, 2021

MOS6581 SID chip emulator in SystemVerilog

SystemVerilog 29 4 Updated Sep 17, 2017

ARC4 Encryption/Decryption Lab

SystemVerilog 7 5 Updated May 22, 2018