Skip to content
View hpretl's full-sized avatar

Organizations

@iic-jku

Block or report hpretl

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results
Python 9 Updated Aug 7, 2026

Thick-oxide (3.3 V) standard cells for IHP SG13G2 by ChipDesign B.V.

Python 6 Updated Aug 8, 2026

Inventory and nightly upstream sync for the osic-tools mirror org

Python 1 Updated Aug 6, 2026

An up-to-date listing of all the various Bluetooth Specification-related elements that are defined by our industry (Company IDs, Service UUIDs, Characteristic UUIDs and Descriptor UUIDs), that you …

JavaScript 495 114 Updated Aug 3, 2026

Open-source vacuum robot cleaner

Python 8,389 395 Updated Aug 10, 2026

Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract

Python 19 2 Updated Aug 10, 2026

A PySide6 interactive GUI and CLI-based S-parameter Touchstone file (.snp) to lumped element netlist (SPICE, Spectre) converter.

Python 9 3 Updated Jul 29, 2026
Python 19 3 Updated Aug 5, 2026

An X11 server and client libraries for macOS

Shell 1 Updated Aug 4, 2026

Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)

Verilog 83 1 Updated Aug 10, 2026

An interactive map of the microelectronics sector in Austria.

Python 5 1 Updated Jul 16, 2026

This Python tool allows you to draw signal-flow graphs, calculate transfer functions (SymPy code is generated for further use in Jupyter notebooks), do graph manipulations (e.g., node elimination a…

Python 57 13 Updated Jun 25, 2026
Ruby 37 9 Updated Aug 8, 2026

A novel Design-for-Test flow using LibreLane

Python 45 3 Updated May 9, 2026
Python 5 5 Updated May 20, 2026
Python 4 3 Updated May 18, 2026

An Open-Source Analog Mixed-Signal Chip Design Template & Tutorial for the ihp-sg13g2 Open-PDK

Verilog 43 11 Updated Aug 3, 2026

LLM inference in C/C++

C++ 123,294 21,508 Updated Aug 10, 2026

Baochip 1x Silicon

SystemVerilog 455 42 Updated Jun 18, 2026

Sync Apple iCloud Photos with Synology Diskstation

Python 177 15 Updated Jun 10, 2026

A Pythonic compilation of circuit optimization algorithms with OOP emphasis for accelerated research. Spice simulation-in-the-loop support.

Python 10 3 Updated Jun 7, 2026

OpenTitan: Open source silicon root of trust

SystemVerilog 3,582 1,080 Updated Aug 10, 2026

Suite of KLayout plugins to boost your layout productivity

10 4 Updated Aug 1, 2026

Create & scan cute qr codes easily 👾

TypeScript 2,351 282 Updated Aug 7, 2026

SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS

HTML 30 8 Updated Jul 31, 2026
Rust 37 5 Updated Jul 23, 2026
Python 1,692 163 Updated Jun 17, 2026

GDSFactory Addon for the IHP Open-PDK

Python 5 2 Updated Aug 8, 2026

Circuit Automatic Characterization Engine

Python 13 5 Updated Jul 17, 2026

OpenDPD is an end-to-end learning framework built in PyTorch for power amplifier (PA) modeling and digital pre-distortion (DPD). You are cordially invited to contribute to this project by providing…

Python 167 41 Updated Jul 26, 2026
Next