-
Johannes Kepler University
- Linz, Austria
-
13:57
(UTC +01:00) - https://iic.jku.at/analog/team/pretl
- https://orcid.org/0000-0003-1519-076X
- in/harald-pretl-4911ba10
- https://hpretl.bsky.social
Lists (1)
Sort Name ascending (A-Z)
Stars
Generate diagrams from embedded code; supports Mermaid, Dot/GraphViz, PlantUML, Asymptote, D2, CeTZ, and TikZ.
Files for Circuit Insights presentation at ISSCC 2026
An Open-source LTE Downlink/Uplink Eavesdropper
A software implementation of the Security+ system used by garage door openers
GUI for gds2palace RFIC FEM simulation worklow
LLM-based transistor sizing for AMS circuits
55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.
☢️👁️ Hardware for a hackable DIY gamma-ray spectrometer using a popular NaI(Tl) scintillator, SiPM and a Raspberry Pi Pico.
LinHT - Linux-based, SDR handheld transceiver.
RFIC EM simulation: Create AWS Palace model from GDSII layout files
3D finite element solver for computational electromagnetics
A machine learning accelerator core designed for energy-efficient AI at the edge.
Collected lectures of Harald Pretl, head of the Department for Integrated Circuits (ICD) at Johannes Kepler University, Linz (JKU)
iic-jku / IHP-Open-PDK
Forked from IHP-GmbH/IHP-Open-PDK130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design
The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With standard PIPE interface for vendor SerDes. Portable, unencrypte…
RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits
KLayout plugin providing efficient shortcuts to change layer visibility
Utility Python package used by various IIC KLayout Plugins
KLayout plugin for efficient alignments of pins
KLayout Plugin to create automatic backups of edited layouts
KLayout plugin providing an efficient tool to move shapes or instances
KLayout plugin for efficient alignments of layout objects
KLayout plugin offering a library manager for hierarchical layouts
Common SystemVerilog components