Skip to content
View jotego's full-sized avatar
💾
Busy with next gen retro
💾
Busy with next gen retro

Sponsors

Highlights

  • Pro

Organizations

@MiSTer-devel

Block or report jotego

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

8086 FPGA core running original microcode

SystemVerilog 67 7 Updated Dec 20, 2025

This repository contains my efforts to create an "idiot proof bare metal m68k cross compiler toolchain of sorts."

C 51 9 Updated Feb 5, 2026

Gate-Array Reverse Engineering from silicon

Verilog 3 1 Updated Apr 23, 2025

FPGA board support and core ports for MiSTeX

Verilog 52 19 Updated Jan 1, 2025

Cycle accurate Mega Drive emulator

C 172 7 Updated Jan 12, 2025

Raizing FPGA Cores for Sorcer Striker, Kingdom Grandprix, Battle Garegga, Batrider and Battle Bakraid

Verilog 13 7 Updated Sep 11, 2023

very low-level YM2608B/YM2610/YM2612 emulator

C 42 6 Updated Apr 12, 2025

very low-level YM2608B/YM2610/YM2612 emulator

C 1 Updated Jan 23, 2024

MAME - Multiple Arcade Machine Emulator

C++ 5 2 Updated Nov 15, 2025

Sublime Text plugin to open sidebar and focus on the current opened file

Python 58 4 Updated Jun 24, 2018

This is the original 1978 source code of Microsoft BASIC for 6502 with all original comments, documentation and easter eggs.

99 26 Updated Jan 14, 2015

The original source code of Microsoft GW-BASIC from 1983

C++ 3,481 537 Updated May 22, 2020

Gate array reverse engineering

Verilog 29 5 Updated Dec 28, 2025

Useful template functions for Go templates.

Go 4,688 473 Updated Jul 18, 2025

SystemVerilog to Verilog conversion

Haskell 701 60 Updated Nov 24, 2025

very low-level YMF262 (OPL3) emulator

C 29 Updated Mar 30, 2025

very low-level YM3812(OPL2) emulator

C 25 2 Updated Mar 30, 2025

Sega Master System emulator written in Verilog

Verilog 48 3 Updated Mar 31, 2024

Prototype boards and verilog for development of Xilinx CPLD replacements for the Amstrad 40010 and 40007 gate array chips.

Verilog 54 7 Updated Mar 6, 2022
21 Updated Mar 13, 2024

A set of scripts used to assist reverse engineering of old-school Programmable Array Logic devices.

Python 75 8 Updated Dec 26, 2019

Mega Drive/Genesis core written in Verilog

Verilog 316 14 Updated Oct 20, 2024

An RP2040-based ROM emulator

Rust 300 29 Updated Feb 11, 2026

SDK for Neo Geo

C 73 7 Updated Apr 15, 2023

YM3438 verilog

Verilog 18 1 Updated May 19, 2024

Verilog module compatible with the 6309-derived Konami CPU

Assembly 5 1 Updated Feb 15, 2024

Tutorial for extracting the GameBoy ROM from photographs of the die.

1,162 31 Updated Jun 1, 2025

BAG analog circuits generator repository maintained by Eric Chang.

Python 3 3 Updated Jun 6, 2018
Next