Skip to content
View limanjihe's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report limanjihe

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Give your AI agent eyes to see the entire internet. Read & search Twitter, Reddit, YouTube, GitHub, Bilibili, XiaoHongShu — one CLI, zero API fees.

Python 69,778 5,881 Updated Aug 6, 2026

100+ AI Agents, Agent Skills and RAG Apps - Free and Open Source.

Python 131,778 19,408 Updated Aug 9, 2026

Codecademy | Learn C++

C++ 866 371 Updated Aug 8, 2024

The most comprehensive database of Chinese poetry 🧶最全中华古诗词数据库, 唐宋两朝近一万四千古诗人, 接近5.5万首唐诗加26万宋诗. 两宋时期1564位词人,21050首词。

JavaScript 53,065 10,680 Updated Jun 17, 2026

4096bit RSA project, with verilog code, python test code, etc

Verilog 47 23 Updated Oct 8, 2019

Autoware - the world's leading open-source software project for autonomous driving

Dockerfile 11,954 3,682 Updated Aug 9, 2026

A Scala library for Context-Dependent Environments

Scala 50 27 Updated Apr 25, 2024

Linux device tree generator for the Xilinx SDK (Vivado > 2014.1)

Tcl 239 206 Updated Jun 15, 2026

LicheeTang 蜂鸟E203 Core

Verilog 1 Updated Oct 20, 2024

Spike, a RISC-V ISA Simulator

C 3,189 1,090 Updated Aug 7, 2026

Demonstration of the AXI DMA engine on the MicroZed

Tcl 27 34 Updated Feb 26, 2021

Repo for counting stars and contributing. Press F to pay respect to glorious developers.

276,590 20,766 Updated Aug 22, 2025
Verilog 92 44 Updated May 4, 2017

📚 技术面试必备基础知识、Leetcode、计算机操作系统、计算机网络、系统设计

184,986 50,796 Updated Aug 21, 2024

Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2

Verilog 2,850 1,049 Updated Mar 24, 2021

Working draft of the proposed RISC-V V vector extension

Assembly 1,089 282 Updated Mar 17, 2024

Python Productivity for ZYNQ

Jupyter Notebook 2,335 859 Updated Aug 5, 2026

C语言

C 4,389 1,673 Updated Mar 3, 2024

The lab schedules for EECS168 at UC Riverside

Verilog 519 33 Updated Nov 30, 2025

俄罗斯方块游戏;基于VC/C命令行窗口,彩色界面,完整的俄罗斯方块实现。(大学课程作业)(Tetris, base on Windows VC&C Command Window)

C 39 14 Updated Mar 21, 2017