Popular repositories Loading

1. 2019-spring-gt 2019-spring-gt Public

   Forked from kevinbird61/Graph-Theory-Project-Template

   Project template of course - Graph Theory (EE6622E) in National Cheng Kung University.

   C++

2. scr1 scr1 Public

   Forked from syntacore/scr1

   SCR1 is a high-quality open-source RISC-V MCU core in Verilog

   SystemVerilog

3. riscv-cores-list riscv-cores-list Public

   Forked from riscvarchive/riscv-cores-list

   RISC-V Cores, SoC platforms and SoCs

4. ariane ariane Public

   Forked from openhwgroup/cva6

   Ariane is a 6-stage RISC-V CPU capable of booting Linux

   SystemVerilog

5. Lenet_Accelerator Lenet_Accelerator Public

   Forked from asimahsan1990/Lenet_Accelerator

   A Lenet ASIC Accelerator targeting minimum number of cycles

   Verilog

6. Hardware-Implementation-of-AES-Verilog Hardware-Implementation-of-AES-Verilog Public

   Forked from pnvamshi/Hardware-Implementation-of-AES-Verilog

   Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog

   Verilog