🎃
ITMO university second-year master's student in computer system and technology. Junior back-end developer.
- Saint-Petersburg
- https://vk.com/artem_struchinsky
Popular repositories Loading
-
-
scr1
scr1 PublicForked from syntacore/scr1
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
SystemVerilog
-
-
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.