rtl
Here are 62 public repositories matching this topic...
FPGA based microcomputer sandbox for software and RTL experimentation
-
Updated
Apr 8, 2026 - VHDL
Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)
-
Updated
Feb 13, 2025 - VHDL
Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numerical sauce. The best of all is that the sauce is not secret, but fully open to the public.
-
Updated
Apr 8, 2026 - VHDL
Custom 64-bit pipelined RISC processor
-
Updated
Dec 8, 2025 - VHDL
Implementation of a 2D Convolutional Filter using VHDL for FPGAs.
-
Updated
Aug 21, 2022 - VHDL
Dual-core 16-bit RISC processor
-
Updated
Jul 21, 2024 - VHDL
The LEON2 is a synthesisable VHDL model of a 32-bit processor conforming to the IEEE-1754 (SPARC V8) architecture.
-
Updated
May 6, 2023 - VHDL
Music spectrum analyzer implemented on a 7-series FPGA with novel DSP algorithms written in VHDL to accurately bin piano keys to frequency ranges and display in real-time
-
Updated
Feb 20, 2022 - VHDL
Reusable HDL modules, packages, and testbench utilities for FPGA and ASIC development, supporting both VHDL and Verilog.
-
Updated
Jan 5, 2026 - VHDL
RTL design of Cellular Automaton for FPGA
-
Updated
Dec 30, 2024 - VHDL
8-bit MISC processor with pipelining
-
Updated
Dec 13, 2021 - VHDL
A VHDL code base that contains Utility Packages for both HDL and Testbenches
-
Updated
Aug 19, 2025 - VHDL
Improve this page
Add a description, image, and links to the rtl topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the rtl topic, visit your repo's landing page and select "manage topics."