Skip to content
View Dazza0's full-sized avatar

Block or report Dazza0

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

INAV: Navigation-enabled flight control software

C 4,183 1,886 Updated Aug 5, 2026

ArduPlane, ArduCopter, ArduRover, ArduSub source

C++ 15,688 21,220 Updated Aug 14, 2026

FFmpeg Assembly Language Lessons

12,133 404 Updated Feb 22, 2026

Open Source Flight Controller Firmware

C 11,409 3,970 Updated Aug 14, 2026

ExpressLRS.org documentation website source

HTML 52 124 Updated Jul 27, 2026

High Performance Open Source Radio Control Link

C 5,245 1,498 Updated Aug 14, 2026

An open source multi-function instrument for everyone

Python 1,404 514 Updated Nov 5, 2024

Universal wireless communication library for embedded devices

C++ 2,539 588 Updated Aug 13, 2026

CommonMark compliant Markdown formatter

Python 810 61 Updated Aug 10, 2026

CRSF library written in python

Python 19 4 Updated Nov 17, 2024

Team Blacksheep CRSF protocol specification

Dockerfile 157 34 Updated Jun 22, 2026

Xray, Penetrates Everything. Also the best v2ray-core. Where the magic happens. An open platform for various uses.

Go 41,028 5,760 Updated Aug 14, 2026

An unidentifiable mechanism that helps you bypass GFW.

C++ 19,747 3,019 Updated Aug 21, 2024

Flipper Zero firmware source code

C 16,467 3,440 Updated Aug 4, 2026

A community-maintained Python framework for creating mathematical animations.

Python 40,172 3,025 Updated Aug 11, 2026

lwIP mirror from http://git.savannah.gnu.org/cgit/lwip.git

C 1,710 611 Updated Jun 16, 2026

Functional verification project for the CORE-V family of RISC-V cores.

Assembly 709 323 Updated Aug 13, 2026

The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.

Assembly 3,065 999 Updated Aug 14, 2026

RISC-V Nox core

C 72 10 Updated Jul 22, 2025

A modern hardware definition language and toolchain based on Python

Python 2,067 203 Updated Aug 12, 2026

Scots Army Knife for electronics

Python 2,191 264 Updated Aug 14, 2026

Github Actions developed/used by Espressif

Python 14 18 Updated Jun 21, 2024
C 70 54 Updated Aug 14, 2026

FreeRTOS kernel files only, submoduled into https://github.com/FreeRTOS/FreeRTOS and various other repos.

C 4,414 1,594 Updated Aug 7, 2026

📚 Freely available programming books

Python 394,415 66,667 Updated Aug 11, 2026

Fork of tinyusb project with Espressif-specific patches.

C 54 43 Updated Jul 15, 2026
Next