-
PlanV
- Munich
-
16:56
(UTC +02:00) - in/yilou-wang-a0569b215
Lists (1)
Sort Name ascending (A-Z)
Stars
Comparison between open source PI agent and closed source Claude Code agent
Red Ink - A one-stop Xiaohongshu image-and-text generator based on the 🍌Nano Banana Pro🍌, "One Sentence, One Image: Generate Xiaohongshu Text and Images."
Multi-harness agentic plugin marketplace for Claude Code, Codex CLI, Cursor, OpenCode, GitHub Copilot, and Gemini CLI
Enables access from cocotb/Pyuvm to SystemVerilog Verification IP. Besides re-usable code, this repo contains a simple example implementation
planvtech / core-v-verif
Forked from openhwgroup/core-v-verifFunctional verification project for the CORE-V family of RISC-V cores.
Complete UVM TestBench For Verification Of D Flip Flop
A complete UVM TB for verification of single port 64KB RAM
Functional verification project for the CORE-V family of RISC-V cores.
PlanV CI System for testing Verilator-Features
Verilator open-source SystemVerilog simulator and lint system
planvtech / verilator
Forked from verilator/verilatorVerilator open-source SystemVerilog simulator and lint system