Skip to content
View chanum's full-sized avatar

Block or report chanum

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

RISC-V Formal Verification Framework

Verilog 199 48 Updated Jun 3, 2026
SystemVerilog 130 32 Updated Nov 11, 2025

Verilog demo for TT02

Python 7 54 Updated Dec 4, 2022

RISC-V CPU Core (RV32IM)

Verilog 1,739 287 Updated Sep 18, 2021

32-bit RISC-V system on chip for iCE40 FPGAs

Python 316 51 Updated May 25, 2023

A getting started presentation (with examples) about how to use FLOSS for FPGA development.

Makefile 37 3 Updated Sep 18, 2023

The RISC-V software tools list, as seen on riscv.org

480 101 Updated Mar 26, 2021

A collection of sample apps to demonstrate how to use Google's ML Kit APIs on Android and iOS

Java 4,248 3,091 Updated Jan 28, 2026

Multiple samples showing the best practices in camera APIs on Android.

Kotlin 5,422 2,419 Updated Mar 25, 2026

Android Developer Roadmap - A complete roadmap to learn Android App Development

Java 2,863 491 Updated Jan 28, 2026