- Plovdiv/Bulgaria
- @mad_archer_
Stars
- All languages
- AGS Script
- ANTLR
- Adblock Filter List
- Arduino
- Assembly
- Batchfile
- Bikeshed
- BitBake
- C
- C#
- C++
- CMake
- COBOL
- CSS
- Clojure
- CoffeeScript
- Coq
- Dockerfile
- Eagle
- Elixir
- Erlang
- F#
- FIRRTL
- Forth
- G-code
- GLSL
- Go
- Groovy
- HTML
- Haskell
- IDL
- Java
- JavaScript
- Jinja
- Julia
- Jupyter Notebook
- KiCad Layout
- Kotlin
- LLVM
- Lean
- Logos
- Lua
- MATLAB
- MDX
- Makefile
- Markdown
- Mustache
- Nim
- Nix
- OCaml
- Objective-C
- OpenSCAD
- PHP
- PLSQL
- Perl
- PostScript
- Processing
- Propeller Spin
- Python
- QML
- Racket
- RobotFramework
- Roff
- Ruby
- Rust
- SCSS
- Scala
- Shell
- Starlark
- Swift
- SystemVerilog
- TL-Verilog
- Tcl
- TeX
- TypeScript
- V
- VHDL
- Verilog
- Vim Script
- Vim Snippet
- Vue
- Yacc
- Zig
m1nl / icepi-zero-minimig
Forked from robinsonb5/Minimig_LatticeMiST Minimig AGA core for IcePi Zero and FleaFPGA Ohm Lattice ECP5 boards
Use an ULX3s FPGA to emulate an Atari ST cartridge
Repo containing random docs, details and other assets generated using Claude Code / claude.ai to help with replacing the proprietary BMC on Dell C410X and Supermicro X11 motherboards.
FPGA SoC learning project: soft RISC-V CPU, Linux, and hardware-accelerated int8 digit classification on a Radiona ULX3S
Switchyard lets LLM applications route traffic across models and providers while preserving native OpenAI and Anthropic API compatibility - enabling flexible model selection, benchmarking, and cost…
Production-grade engineering skills for AI coding agents.
Firmware / software / Verilog for the Photon camera
Zero-dependency C99 GPT-2 engine for edge AI. Sub-1M parameter models train on-device in seconds. Organelle Pipeline Architecture (OPA) coordinates specialised micro-models — 91% win rates on 11 lo…
fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI
Slint is an open-source declarative GUI toolkit to build native user interfaces for Rust, C++, JavaScript, or Python apps.
The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With standard PIPE interface for vendor SerDes. Portable, unencrypte…
Using a soft CPU on FPGA to interface USB 1.1 FS devices, including Xbox 360 wireless/wired controllers
Interactive study + AI-powered interview practice tool for .NET 8 core AI Engineer interview topics.
Lightweight coding agent written in Rust, optimized for memory footprint and performance
The cryptography-based networking stack for building unstoppable networks with LoRa, Packet Radio, WiFi and everything in between.
Observal is a local registry and analytics platform for your AI components. Setup Observal, define the scope and share your Skills, MCPs and Agents.
Fast, powerful, git-native ticket tracking in a single bash script. Dependency graphs, priority levels, zero setup.
Apple II DOS 3.3 6-and-2 GCR codec in SystemVerilog (nibbler + denibbler) with Python golden reference and Verilator testbenches
Open-source, community-driven agent harness
🤗 ml-intern: an open-source ML engineer that reads papers, trains models, and ships ML models
Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
Repo containing an AI generated report on the status of open source PCIe implementations (for FPGAs).