default search action
DATE 2022: Antwerp, Belgium
- Cristiana Bolchini, Ingrid Verbauwhede, Elena-Ioana Vatajelu:
2022 Design, Automation & Test in Europe Conference & Exhibition, DATE 2022, Antwerp, Belgium, March 14-23, 2022. IEEE 2022, ISBN 978-3-9819263-6-1 - Leonard Masing, Tobias Dörr
, Florian Schade, Jürgen Becker, Georgios Keramidas, Christos P. Antonopoulos, Michail Mavropoulos, Efstratios Tiganourias, Vasilios I. Kelefouras, Konstantinos Antonopoulos, Nikos S. Voros
XANDAR: Exploiting the X-by-Construction Paradigm in Model-based Development of Safety-critical Systems. 1-5 - Medina Bandic, Sebastian Feld
Full-stack quantum computing systems in the NISQ era: algorithm-driven and hardware-aware compilation techniques. 1-6 - Bruno Schmitt, Giovanni De Micheli:
tweedledum: A Compiler Companion for Quantum Computing. 7-12 - Kevin Tien, Ken Inoue, Scott Lekuch, David J. Frank, Sudipto Chakraborty, Pat Rosno, Thomas Fox, Mark Yeck, Joseph A. Glick, Raphael Robertazzi, Ray Richetta, John F. Bulzacchelli, Daniel Ramirez, Dereje Yilma, Andrew Davies, Rajiv V. Joshi, Devin Underwood, Dorothy Wisnieff, Christian W. Baks, Donald Bethune, John Timmerwilke, Blake R. Johnson, Brian P. Gaucher, Daniel J. Friedman:
A Cryo-CMOS Transmon Qubit Controller and Verification with FPGA Emulation. 13-16 - Alexander J. Edwards, Naimul Hassan, Dhritiman Bhattacharya, Mustafa M. Shihab, Peng Zhou, Xuan Hu, Jayasimha Atulasimha
Physically and Algorithmically Secure Logic Locking with Hybrid CMOS/Nanomagnet Logic Circuits. 17-22 - Michael Raitza, Steffen Märcker, Shubham Rai
Exploring Standard-Cell Designs for Reconfigurable Nanotechnologies: A Formal Approach. 23-28 - Odysseas Zografos, Bilal Chehab, Pieter Schuddinck, Gioele Mirabelli, Naveen Kakarla, Yang Xiang, Pieter Weckx, Julien Ryckaert:
Design enablement of CFET devices for sub-2nm CMOS nodes. 29-33 - Giulia Meuli, Vinicius N. Possani, Rajinder Singh, Siang-Yun Lee
Majority-based Design Flow for AQFP Superconducting Family. 34-39 - Sebastiano Gaiardelli
A Software Architecture to Control Service-Oriented Manufacturing Systems. 40-43 - Gerold Fink, Philipp Ebner
Comprehensive and Accessible Channel Routing for Microfluidic Devices. 44-47 - Fan Zhang
XST: A Crossbar Column-wise Sparse Training for Efficient Continual Learning. 48-51 - Sizhe Zhang
Energy-Efficient Brain-Inspired Hyperdimensional Computing Using Voltage Scaling. 52-55 - Weihua Liu, Fei Wu, Songmiao Meng, Xiang Chen, Changsheng Xie:
Error Generation for 3D NAND Flash Memory. 56-59 - Yangchao Zhang, Hiroaki Itsuji, Takumi Uezono, Tadanobu Toba, Masanori Hashimoto:
Estimating Vulnerability of All Model Parameters in DNN with a Small Number of Fault Injections. 60-63 - Lukas Burgholzer, Alexander Ploier, Robert Wille:
Exploiting Arbitrary Paths for the Simulation of Quantum Circuits with Decision Diagrams. 64-67 - Seyyed Amirhossein Saeidi, Forouzan Fallah, Soroush Barmaki, Hamed Farbeh:
A Novel Neuromorphic Processors Realization of Spiking Deep Reinforcement Learning for Portfolio Management. 68-71 - Michael Hefenbrock, Dennis D. Weller, Jasmin Aghassi-Hagmann
In-situ Tuning of Printed Neural Networks for Variation Tolerance. 72-75 - Cristian Turetta, Florenc Demrozi
Practical identity recognition using WiFi's Channel State Information. 76-79 - Andrea Cossettini, Konstantin Taranov, Christian Vogt, Michele Magno
A RDMA Interface for Ultra-Fast Ultrasound Data-Streaming over an Optical Link. 80-83 - Dina Hussein, Aaryan Jain, Ganapati Bhat:
Robust Human Activity Recognition Using Generative Adversarial Imputation Networks. 84-87 - Adarsh Kosta, Efstathia Soufleri, Indranil Chakraborty, Amogh Agrawal, Aayush Ankit, Kaushik Roy:
HyperX: A Hybrid RRAM-SRAM partitioned system for error recovery in memristive Xbars. 88-91 - Daniel Gerlinghoff
A Resource-efficient Spiking Neural Network Accelerator Supporting Emerging Neural Encoding. 92-95 - Chunyun Chen
Scalable Hardware Acceleration of Non-Maximum Suppression. 96-99 - Natasha Yogananda Jeppu, Tom Melham, Daniel Kroening:
Active Learning of Abstract System Models from Traces using Model Checking. 100-103 - Yu Yang
Reducing the Configuration Overhead of the Distributed Two-level Control System. 104-107 - Shaolun Ruan, Yong Wang, Hailong Jiang, Weijia Xu, Qiang Guan:
BatchLens: A Visualization Approach for Analyzing Batch Jobs in Cloud Systems. 108-111 - Yehua Ling, Yuanxing Yan, Kai Huang, Gang Chen:
FlowAcc: Real-Time High-Accuracy DNN-based Optical Flow Accelerator in FPGA. 112-115 - Seyyed Ahmad Razavi, Hsin-Yu Ting, Tootiya Giyahchi, Eli Bozorgzadeh:
On Exploiting Patterns For Robust FPGA-based Multi-accelerator Edge Computing Systems. 116-119 - Uday Mallappa, Sreedhar Pratty, David Brown:
RLPlace: Deep RL Guided Heuristics for Detailed Placement Optimization. 120-123 - Tsung-Lin Tsou, Chung-Wei Lin, Iris Hui-Ru Jiang:
Deadlock Analysis and Prevention for Intersection Management Based on Colored Timed Petri Nets. 124-127 - Jan Lauinger, Andreas Finkenzeller, Henrik Lautebach, Mohammad Hamad
Attack Data Generation Framework for Autonomous Vehicle Sensors. 128-131 - Lea Schönberger
Contract-Based Quality-of-Service Assurance in Dynamic Distributed Systems. 132-135 - Jonah Van Assche, Ruben Helsen, Georges G. E. Gielen:
EffiCSense: an Architectural Pathfinding Framework for Energy-Constrained Sensor Applications. 136-141 - Jialin Lu, Liangbo Lei, Fan Yang, Li Shang, Xuan Zeng:
Topology Optimization of Operational Amplifier in Continuous Space via Graph Embedding. 142-147 - Tonmoy Dhar, Ramprasath S
A Charge Flow Formulation for Guiding Analog/Mixed-Signal Placement. 148-153 - Yishuang Lin, Yaguang Li, Donghao Fang, Meghna Madhusudan, Sachin S. Sapatnekar, Ramesh Harjani, Jiang Hu:
Are Analytical Techniques Worthwhile for Analog IC Placement? 154-159 - Hao Chen, Walker J. Turner, David Z. Pan, Haoxing Ren:
Routability-Aware Placement for Advanced FinFET Mixed-Signal Circuits using Satisfiability Modulo Theories. 160-165 - Nibedita Karmokar, Arvind K. Sharma, Jitesh Poojary
Constructive Common-Centroid Placement and Routing for Binary-Weighted Capacitor Arrays. 166-171 - Linus Witschen, Tobias Wiersema, Matthias Artmann, Marco Platzner:
MUSCAT: MUS-based Circuit Approximation Technique. 172-177 - Weihua Xiao, Cheng Zhuo, Weikang Qian:
OPACT: Optimization of Approximate Compressor Tree for Approximate Multiplier. 178-183 - Paras Jain, Safeen Huda, Martin Maas, Joseph E. Gonzalez
Learning to Design Accurate Deep Learning Accelerators with Inaccurate Multipliers. 184-189 - Giorgos Armeniakos, Georgios Zervakis, Dimitrios Soudris
Cross-Layer Approximation For Printed Machine Learning Circuits. 190-195 - Bo Liu, Hao Cai, Xuan Zhang, Haige Wu, Anfeng Xue, Zilong Zhang, Zhen Wang, Jun Yang:
A Target-Separable BWN Inspired Speech Recognition Processor with Low-power Precision-adaptive Approximate Computing. 196-201 - Bo Wang, Rong Zhu, Jiaxing Shang, Dajiang Liu:
Towards Energy-Efficient CGRAs via Stochastic Computing. 202-207 - Bo-Cheng Lai, Tzu-Chieh Chiang, Po-Shen Kuo, Wan-Ching Wang, Yan-Lin Hung, Hung-Ming Chen, Chien-Nan Liu, Shyh-Jye Jou:
DASC: A DRAM Data Mapping Methodology for Sparse Convolutional Neural Networks. 208-213 - Johnny Rhe, Sungmin Moon, Jong Hwan Ko:
VW-SDK: Efficient Convolutional Weight Mapping Using Variable Windows for Processing-In-Memory Architectures. 214-219 - Linyan Mei, Huichu Liu, Tony F. Wu, Huseyin Ekin Sumbul, Marian Verhelst
A Uniform Latency Model for DNN Accelerators with Diverse Architectures and Dataflows. 220-225 - Enrico Russo, Maurizio Palesi, Salvatore Monteleone
MEDEA: A Multi-objective Evolutionary Approach to DNN Hardware Mapping. 226-231 - Sheng-Chun Kao, Michael Pellauer, Angshuman Parashar, Tushar Krishna:
DiGamma: Domain-aware Genetic Algorithm for HW-Mapping Co-optimization for DNN Accelerators. 232-237 - Nael Fasfous, Manoj Rohit Vemparala, Alexander Frickenstein, Emanuele Valpreda
AnaCoNGA: Analytical HW-CNN Co-Design Using Nested Genetic Algorithms. 238-243 - Guilherme Korol, Michael Guilherme Jordan, Mateus Beck Rutzig, Antonio Carlos Schneider Beck:
AdaFlow: A Framework for Adaptive Dataflow CNN Acceleration on FPGAs. 244-249 - Tobias Hahn
Raw Filtering of JSON Data on FPGAs. 250-255 - Jinho Lee, Burin Amornpaisannon, Tulika Mitra, Trevor E. Carlson:
GraphWave: A Highly-Parallel Compute-at-Memory Graph Processing Accelerator. 256-261 - Rong Zhu, Bo Wang, Dajiang Liu:
RF-CGRA: A Routing-Friendly CGRA with Hierarchical Register Chains. 262-267 - Mahesh Balasubramanian, Aviral Shrivastava:
PathSeeker: A Fast Mapping Algorithm for CGRAs. 268-273 - Martin Thümmler, Shubham Rai
Improving Technology Mapping for And-Inverter-Cones. 274-279 - Tasuku Ishigooka, Hiroyuki Yamada, Satoshi Otsuka, Nobuyasu Kanekawa, Junya Takahashi:
Symbiotic Safety: Safe and Efficient Human-Machine Collaboration by utilizing Rules. 280-281 - Michael Pöhnl, Alban Tamisier, Tobias Blass:
A Middleware Journey from Microcontrollers to Microprocessors. 282-286 - Philipp Mundhenk, Arne Hamann, Andreas Heyl, Dirk Ziegenbein:
Reliable Distributed Systems. 287-291 - Yang Ni, Yeseong Kim, Tajana Rosing, Mohsen Imani:
Algorithm-Hardware Co-Design for Efficient Brain-Inspired Hyperdimensional Learning on Edge. 292-297 - Ruixuan Wang, Xun Jiao:
PoisonHD: Poison Attack on Brain-Inspired Hyperdimensional Computing. 298-303 - Dhwani Mehta, Nurun N. Mondol, Farimah Farahmandi, Mark M. Tehranipoor:
AIME: Watermarking AI Models by Leveraging Errors. 304-309 - Zhuoran Li, Dan Zhao:
ThingNet: A Lightweight Real-time Mirai IoT Variants Hunter through CPU Power Fingerprinting. 310-315 - Wen Zhang, Jeff Zhang, Mimi Xie, Tao Liu, Wenlu Wang, Chen Pan
M2M-Routing: Environmental Adaptive Multi-agent Reinforcement Learning based Multi-hop Routing Policy for Self-Powered IoT Systems. 316-321 - Abdullah Ash-Saki, Rasit Onur Topaloglu
Muzzle the Shuttle: Efficient Compilation for Multi-Trap Trapped-Ion Quantum Computers. 322-327 - Niels Gleinig, Torsten Hoefler:
Circuits for Measurement Based Quantum State Preparation. 328-333 - Tirthak Patel
OPTIC: A Practical Quantum Binary Classifier for Near-Term Quantum Computers. 334-339 - Junde Li, Swaroop Ghosh:
Scalable Variational Quantum Circuits for Autoencoder-based Drug Discovery. 340-345 - Kuncai Zhong, Zexi Li, Weikang Qian:
Towards Low-Cost High-Accuracy Stochastic Computing Architecture for Univariate Functions: Design and Design Space Exploration. 346-351 - Adnan Maruf
Do Temperature and Humidity Exposures Hurt or Benefit Your SSDs? 352-357 - Francisco Bas, Pedro Benedicte, Sergi Alcaide
SafeDM: a Hardware Diversity Monitor for Redundant Execution on Non-Lockstepped Cores. 358-363 - Ayesha Siddique, Khaza Anuarul Hoque:
Is Approximation Universally Defensive Against Adversarial Attacks in Deep Neural Networks? 364-369 - Theofilos Spyrou, Sarah A. El-Sayed, Engin Afacan, Luis A. Camuñas-Mesa, Bernabé Linares-Barranco, Haralampos-G. Stratigopoulos:
Reliability Analysis of a Spiking Neural Network Hardware Accelerator. 370-375 - Rubens Luiz Rech Junior, Paolo Rech:
Reliability of Google's Tensor Processing Units for Embedded Applications. 376-381 - Young Seo Lee, Gunjae Koo
Stealth ECC: A Data-Width Aware Adaptive ECC Scheme for DRAM Error Resilience. 382-387 - Zhiyuan Lu, Jianhui Yue, Yifu Deng, Yifeng Zhu:
Accelerate Hardware Logging for Efficient Crash Consistency in Persistent Memory. 388-393 - Matheus A. Cavalcante
MemPool-3D: Boosting Performance and Efficiency of Shared-L1 Memory Many-Core Clusters with 3D Integration. 394-399 - Ting Wu, Chin-Fu Nien, Kuang-Chao Chou, Hsiang-Yun Cheng:
RePAIR: A ReRAM-based Processing-in-Memory Accelerator for Indel Realignment. 400-405 - Heewoo Kim
SiC Processors for Extreme High- Temperature Venus Surface Exploration. 406-411 - Kshitij Bhardwaj, James Diffenderfer, Bhavya Kailkhura, Maya B. Gokhale:
Unsupervised Test-Time Adaptation of Deep Neural Networks at the Edge: A Case Study. 412-417 - Kartikeya Bhardwaj, Dibakar Gope, James Ward, Paul N. Whatmough, Danny Loh:
Super-Efficient Super Resolution for Fast Adversarial Defense at the Edge. 418-423 - Siyue Wang, Geng Yuan, Xiaolong Ma, Yanyu Li, Xue Lin, Bhavya Kailkhura:
Fault-Tolerant Deep Neural Networks for Processing-In-Memory based Autonomous Edge Systems. 424-429 - Zishen Wan, Aqeel Anwar, Abdulrahman Mahmoud, Tianyu Jia, Yu-Shun Hsiao, Vijay Janapa Reddi, Arijit Raychowdhury:
FRL-FI: Transient Fault Analysis for Federated Reinforcement Learning-Based Navigation Systems. 430-435 - Dong-Zhen Lee, Ying-Yen Chen, Kai-Chiang Wu, Mango C.-T. Chao:
Improving Cell-Aware Test for Intra-Cell Short Defects. 436-441 - Yeqi Wei, Tim Fox, Vincent Dumoulin, Wenjing Rao
APUF Faults: Impact, Testing, and Diagnosis. 442-447 - Shao-Chun Hung, Sanmitra Banerjee, Arjun Chaudhuri, Krishnendu Chakrabarty:
Graph Neural Network-based Delay-Fault Localization for Monolithic 3D ICs. 448-453 - Juan-David Guerrero-Balaguera
A Compaction Method for STLs for GPU in-field test. 454-459 - Yu Zeng, Aarti Gupta
Automatic Generation of Architecture-Level Models from RTL Designs for Processors and Accelerators. 460-465 - Shibo Chen
Twine: A Chisel Extension for Component-Level Heterogeneous Design. 466-471 - Hongji Zou, Mingchuan Shi, Tun Li, WanXia Qu:
Towards Implementing RTL Microprocessor Agile Design Using Feature Oriented Programming. 472-477 - Xinyan Zhang, Kai Shant, Zhipeng Tan, Dan Feng:
CSLE: A Cost-sensitive Learning Engine for Disk Failure Prediction in Large Data Centers. 478-483 - Zong-Han Lee, Fu-Cheng Tsai, Shih-Chieh Chang:
Robust Binary Neural Network against Noisy Analog Computation. 484-489 - Chenlin Ma, Zhuokai Zhou, Yingping Wang, Yi Wang
MU-RMW: Minimizing Unnecessary RMW Operations in the Embedded Flash with SMR Disk. 490-495 - Runyu Zhang, Duo Liu, Chaoshu Yang, Xianzhang Chen
Optimizing CoW-based File Systems on Open-Channel SSDs with Persistent Memory. 496-501 - Jin Xue, Tianyu Wang
MCMQ: Simulation Framework for Scalable Multi-Core Flash Firmware of Multi-Queue SSDs. 502-507 - Abhijitt Dhavlle, Setareh Rafatirad, Houman Homayoun, Sai Manoj Pudukotai Dinakarrao:
CR-Spectre: Defense-Aware ROP Injected Code-Reuse Based Dynamic Spectre. 508-513 - Jongmin Lee, Jun-Yeon Lee, Taeweon Suh, Gunjae Koo
CacheRewinder: Revoking Speculative Cache Updates Exploiting Write-Back Buffer. 514-519 - Martin Schönstedt, Ferdinand Brasser, Patrick Jauernig, Emmanuel Stapf, Ahmad-Reza Sadeghi:
SafeTEE: Combining Safety and Security on ARM-based Microcontrollers. 520-525 - Martin Herrmann, Christian Witt, Laureen Lake, Stefani Guneshka, Christian Heinzemann, Frank Bonarens, Patrick Feifel, Simon Funke:
Using ontologies for dataset engineering in automotive AI applications. 526-531 - Jean-Baptiste Horel, Christian Laugier, Lina Marsso, Radu Mateescu, Lucie Muller, Anshul Paigwar, Alessandro Renzaglia
Using Formal Conformance Testing to Generate Scenarios for Autonomous Vehicles. 532-537 - Michael H. Ostertag, Jason Ma, Tajana Rosing:
Remote Sensing with UAV and Mobile Recharging Vehicle Rendezvous. 538-543 - Tiago D. Perez, Marcio M. Gonçalves, Leonardo Gobatto, Marcelo Brandalero, José Rodrigo Azambuja, Samuel Pagliarini:
G-GPU: A Fully-Automated Generator of GPU-like ASIC Accelerators. 544-547 - Tingting Zhang
Efficient Traveling Salesman Problem Solvers using the Ising Model with Simulated Bifurcation. 548-551 - Andrea Nota, Selma Saidi, Dennis Overbeck, Fabian Kurtz, Christian Wietfeld
Providing Response Times Guarantees for Mixed-Criticality Network Slicing in 5G. 552-555 - Thomas Chamelot, Damien Couroussé
SCI-FI: Control Signal, Code, and Control Flow Integrity against Fault Injection Attacks. 556-559 - Hyunyoung Oh, Dongil Hwang, Maja Malenko, Myunghyun Cho, Hyungon Moon, Marcel Baunach, Yunheung Paek:
XTENSTORE: Fast Shielded In-memory Key-Value Store on a Hybrid x86-FPGA System. 560-563 - Biresh Kumar Joardar, Tyler K. Bletsch, Krishnendu Chakrabarty:
Learning to Mitigate Rowhammer Attacks. 564-567 - Yu Yang, Di Liu, Hui Fang, Yi-Xiong Huang, Ying Sun, Zhi-Yuan Zhang:
Once For All Skip: Efficient Adaptive Deep Neural Networks. 568-571 - Suhasini Komarraju
Self-Aware MIMO Beamforming Systems: Dynamic Adaptation to Channel Conditions and Manufacturing Variability. 572-575 - Junoh Moon, Mincheol Kang, Wonyoung Lee, Soontae Kim:
Salvaging Runtime Bad Blocks by Skipping Bad Pages for Improving SSD Performance. 576-579 - Saurabh Tewari
SACC: Split and Combine Approach to Reduce the Off-chip Memory Accesses of LSTM Accelerators. 580-583 - Martin Rapp, Nikita Krohmer, Heba Khdr
NPU-Accelerated Imitation Learning for Thermal- and QoS-Aware Optimization of Heterogeneous Multi-Cores. 584-587 - Souvik Kundu, Shikai Wang, Qirui Sun, Peter A. Beerel
BMPQ: Bit-Gradient Sensitivity-Driven Mixed-Precision Quantization of DNNs from Scratch. 588-591 - Archisman Ghosh, Debayan Das, Santosh Ghosh, Shreyas Sen:
EM SCA & FI Self-Awareness and Resilience with Single On-chip Loop & ML Classifiers. 592-595 - Orlando Arias, Zhaoxiang Liu, Xiaolong Guo, Yier Jin, Shuo Wang:
RTSEC: Automated RTL Code Augmentation for Hardware Security Enhancement. 596-599 - Zhaoxiang Liu, Orlando Arias, Weimin Fu, Yier Jin, Xiaolong Guo:
Inter-IP Malicious Modification Detection through Static Information Flow Tracking. 600-603 - Yen-Shuo Chen, Iris Hui-Ru Jiang:
Many-Layer Hotspot Detection by Layer-Attentioned Visual Question Answering. 604-607 - Yanshul Sharma, Sanjay Moulik
RESTORE: Real-Time Task Scheduling on a Temperature Aware FinFET based Multicore. 608-611 - Yang Ni, Yeseong Kim, Tajana Rosing, Mohsen Imani:
Online Performance and Power Prediction for Edge TPU via Comprehensive Characterization. 612-615 - Ji-Yung Lin
Proactive Run-Time Mitigation for Time-Critical Applications Using Dynamic Scenario Methodology. 616-621 - Mingqing Zhang
Analyzing CAN's Timing under Periodically Authenticated Encryption. 620-623 - Utkarsh Saxena, Indranil Chakraborty, Kaushik Roy:
Towards ADC-Less Compute-In-Memory Accelerators for Energy Efficient Deep Learning. 624-627 - Tim Hotfilter, Fabian Kreß, Fabian Kempf, Jürgen Becker, Juan Miguel De Haro Ruiz
Towards Reconfigurable Accelerators in HPC: Designing a Multipurpose eFPGA Tile for Heterogeneous SoCs. 628-631 - Aleksandr Ometov
Towards Approximate Computing for Achieving Energy vs. Accuracy Trade-offs. 632-635 - Laura Medina, Salva Carrion, Pablo Andreu, Tomás Picornell, José Flich
The SELENE Deep Learning Acceleration Framework for Safety-related Applications. 636-639 - Mahmoud Elfar
Adaptive Droplet Routing for MEDA Biochips via Deep Reinforcement Learning. 640-645 - Duan Shen, Yushen Zhang
Contamination-Free Switch Design and Synthesis for Microfluidic Large-Scale Integration. 646-651 - Yu Zhu, Zhenhua Zhu, Guohao Dai, Kai Zhong, Huazhong Yang, Yu Wang:
Exploiting Parallelism with Vertex-Clustering in Processing-In-Memory-based GCN Accelerators. 652-657 - Ling Liang, Zhaodong Chen, Lei Deng
Accelerating Spatiotemporal Supervised Training of Large-Scale Spiking Neural Networks on GPU. 658-663 - Justin Morris
HyperSpike: HyperDimensional Computing for More Efficient and Robust Spiking Neural Networks. 664-669 - Hedi Fendri, Marco Macchetti, Jérôme Perrine, Mirjana Stojilovic:
A Deep-Learning Approach to Side-Channel Based CPU Disassembly at Design Time. 670-675 - Ruyi Ding, Ziyue Zhang, Xiang Zhang, Cheng Gongye, Yunsi Fei, Aidong Adam Ding:
A Cross-Platform Cache Timing Attack Framework via Deep Learning. 676-681 - Zhixin Pan, Prabhat Mishra
Design of AI Trojans for Evading Machine Learning-based Detection of Hardware Trojans. 682-687 - Akashdeep Saha, Urbi Chatterjee, Debdeep Mukhopadhyay, Rajat Subhra Chakraborty:
DIP Learning on CAS-Lock: Using Distinguishing Input Patterns for Attacking Logic Locking. 688-693 - Lilas Alrahis, Satwik Patnaik, Muhammad Shafique
MuxLink: Circumventing Learning-Resilient MUX-Locking Using Graph Neural Network-based Link Prediction. 694-699 - Tao Yang, Dongyue Li, Zhuoran Song, Yilong Zhao, Fangxin Liu, Zongwu Wang, Zhezhi He, Li Jiang:
DTQAtten: Leveraging Dynamic Token-based Quantization for Efficient Attention Architecture. 700-705 - Nael Fasfous, Lukas Frickenstein, Michael Neumeier, Manoj Rohit Vemparala, Alexander Frickenstein, Emanuele Valpreda
Mind the Scaling Factors: Resilience Analysis of Quantized Adversarially Robust CNNs. 706-711 - Zihao Deng, Michael Orshansky:
Variability-Aware Training and Self-Tuning of Highly Quantized DNNs for Analog PIM. 712-717 - Gourav Datta, Peter A. Beerel
Can Deep Neural Networks be Converted to Ultra Low-Latency Spiking Neural Networks? 718-723 - Seo-Seok Lee, Joon-Sung Yang:
Value-aware Parity Insertion ECC for Fault-tolerant Deep Neural Network. 724-729 - Kai Li, Junzhuo Zhou, Yuhang Wang, Junyi Luo, Zhengke Yang, Shuxin Yang, Wei Mao, Mingqiang Huang, Hao Yu:
A Precision-Scalable Energy-Efficient Bit-Split-and-Combination Vector Systolic Accelerator for NAS-Optimized DNNs on Edge. 730-735 - Georg Rutishauser, Moritz Scherer, Tim Fischer, Luca Benini:
Ternarized TCN for $\mu \mathrm{J}/\text{Inference}$ Gesture Recognition from DVS Event Frames. 736-741 - Zhengtao Li, Zhipeng Tan, Jianxi Chen:
REH: Redesigning Extendible Hashing for Commercial Non-Volatile Memory. 742-747 - Manolis Katsaragakis, Lazaros Papadopoulos, Christos Baloukas, Dimitrios Soudris:
Memory Management Methodology for Application Data Structure Refinement and Placement on Heterogeneous DRAM/NVM Systems. 748-753 - Anthony Byrne, Yanni Pang, Allen Zou, Shripad Nadgowda, Ayse K. Coskun:
MicroFaaS: Energy-efficient Serverless on Bare-metal Single-board Computers. 754-759 - Siting Liu, Peiyu Liao, Rui Zhang, Zhitang Chen, Wenlong Lv, Yibo Lin, Bei Yu:
FastGR: Global Routing on CPU-GPU with Heterogeneous Task Graph Scheduler. 760-765 - Zhen Zhuang, Genggeng Liu, Tsung-Yi Ho
TRADER: A Practical Track-Assignment-Based Detailed Router. 766-771 - Erfan Aghaeekiasaraee, Aysa Fakheri Tabrizi, Tiago Augusto Fontana, Renan Netto, Sheiny Fabre Almeida, Upma Gandhi, José Luís Gützel, David T. Westwick, Laleh Behjat:
CR&P: An Efficient Co-operation between Routing and Placement. 772-777 - Suwan Kim, Taewhan Kim:
Pin Accessibility-driven Placement Optimization with Accurate and Comprehensive Prediction Model. 778-783 - Haoyu Yang, Kit Fung, Yuxuan Zhao, Yibo Lin, Bei Yu:
Mixed-Cell-Height Legalization on CPU-GPU Heterogeneous Systems. 784-789 - Mohsin Kamal, Christos Kyrkou
A Comprehensive Solution for Securing Connected and Autonomous Vehicles. 790-795 - Bernhard Lippmann, Ann-Christin Bette, Matthias Ludwig
Physical and Functional Reverse Engineering Challenges for Advanced Semiconductor Solutions. 796-801 - Nils-Johan Wessman, Fabio Malatesta, Stefano Ribes, Jan Andersson, Antonio García-Vilanova, Miguel Masmano, Vicente Nicolau, Paco Gomez, Jimmy Le Rhun, Sergi Alcaide
De-RISC: A Complete RISC-V Based Space-Grade Platform. 802-807 - Wolfgang Ecker, Peer Adelt, Wolfgang Müller, Reinhold Heckmann, Milos Krstic
The Scale4Edge RISC-V Ecosystem. 808-813 - Angeliki Kritikakou, Olivier Sentieys, Guillaume Hubert, Youri Helen, Jean-Francois Coulon, Patrice Deroux-Dauphin:
Flodam: Cross-Layer Reliability Analysis Flow for Complex Hardware Designs. 819-824 - Alfio Di Mauro, Arpan Suravi Prasad, Zhikai Huang
SNE: an Energy-Proportional Digital Accelerator for Sparse Event-Based Convolutions. 825-830 - Xinxin Wu, Zhihua Fan, Tianyu Liu, Wenming Li, Xiaochun Ye, Dongrui Fan:
LRP: Predictive output activation based on SVD approach for CNN s acceleration. 831-836 - Zhiyuan Yan, Biwei Xie, Xingquan Li
Exploiting Architecture Advances for Sparse Solvers in Circuit Simulation. 837-842 - Neelam Sharma
Data-Aware Cache Management for Graph Analytics. 843-848 - Ke Wang, Hao Zheng, Yuan Li, Jiajun Li, Ahmed Louri:
AGAPE: Anomaly Detection with Generative Adversarial Network for Improved Performance, Energy, and Security in Manycore Systems. 849-854 - Yizhou Wei, Minxuan Zhou, Sihang Liu
PIMProf: An Automated Program Profiler for Processing-in-Memory Offloading Decisions. 855-860 - Karthikeyan Nagarajan, Junde Li, Sina Sayyah Ensan, Mohammad Nasim Imtiaz Khan, Sachhidh Kannan, Swaroop Ghosh:
Analysis of Power-Oriented Fault Injection Attacks on Spiking Neural Networks. 861-866 - Hanbo Sun, Chenyu Wang, Zhenhua Zhu, Xuefei Ning, Guohao Dai, Huazhong Yang, Yu Wang:
Gibbon: Efficient Co-Exploration of NN Model and Processing-In-Memory Architecture. 867-872 - Saeed Seyedfaraji
AID: Accuracy Improvement of Analog Discharge-Based in-SRAM Multiplication Accelerator. 873-878 - Yongfeng Wang
Characterizing and Optimizing Hybrid DRAM-PM Main Memory System with Application Awareness. 879-884 - Shucheng Wang, Qiang Cao, Ziyi Lu, Hong Jiang, Yuanyuan Dong:
PATS: Taming Bandwidth Contention between Persistent and Dynamic Memories. 885-890 - Zhibing Sha, Zhigang Cai, François Trahay, Jianwei Liao, Dong Yin:
Unifying Temporal and Spatial Locality for Cache Management inside SSDs. 891-896 - Yunpeng Song, Qiao Li
DWR: Differential Wearing for Read Performance Optimization on High-Density NAND Flash Memory. 897-902 - Yujuan Tan, Yujie Xie, Zhulin Ma, Zhichao Yan, Zhichao Zhang, Duo Liu, Xianzhang Chen
GATLB: A Granularity-Aware TLB to Support Multi-Granularity Pages in Hybrid Memory System. 903-908 - Tianyu Jia, En-Yu Yang, Yu-Shun Hsiao, Jonathan J. Cruz, David Brooks, Gu-Yeon Wei, Vijay Janapa Reddi:
OMU: A Probabilistic 3D Occupancy Mapping Accelerator for Real-time OctoMap at the Edge. 909-914 - Andrea Bernardi, Gianluca Brilli, Alessandro Capotondi
An FPGA Overlay for Efficient Real-Time Localization in 1/10th Scale Autonomous Vehicles. 915-920 - Sahidul Islam
Enabling Fast Deep Learning on Tiny Energy-Harvesting IoT Devices. 921-926 - Simone Ruffini, Kasim Sinan Yildirim
Emulation of Non-volatile Digital Logic for Batteryless Intermittent Computing. 927-932 - Eunsol Jeong, Heechun Park, Taewhan Kim:
A Systematic Removal of Minimum Implant Area Violations under Timing Constraint. 933-938 - Peiyu Liao, Siting Liu, Zhitang Chen, Wenlong Lv, Yibo Lin, Bei Yu:
DREAMPlace 4.0: Timing-driven Global Placement with Momentum-based Net Weighting. 939-944 - Zuodong Zhang, Zizheng Guo, Yibo Lin, Runsheng Wang, Ru Huang:
EventTimer: Fast and Accurate Event-Based Dynamic Timing Analysis. 945-950 - Hao-Yu Chi, Simon Yi-Hung Chen, Hung-Ming Chen, Chien-Nan Liu, Yun-Chih Kuo, Ya-Hsin Chang, Kuan-Hsien Ho:
Practical Substrate Design Considering Symmetrical and Shielding Routes. 951-956 - Melvin Galicia, Stephan Menzel, Farhad Merchant, Maximilian Müller, Hsin-Yu Chen, Qing-Tai Zhao, Felix Cüppers, Abdur R. Jalil
NEUROTEC I: Neuro-inspired Artificial Intelligence Technologies for the Electronics of the Future. 957-962 - Martin Kaiser
VEDLIoT: Very Efficient Deep Learning in IoT. 963-968 - Hussam Amrouch, Jens Anders, Steffen Becker, Maik Betka, Gerd Bleher, Peter Domanski, Nourhan Elhamawy, Thomas Ertl, Athanasios Gatzastras, Paul R. Genssler, Sebastian Hasler
Intelligent Methods for Test and Reliability. 969-974 - Achilleas Tzenetopoulos, Dimosthenis Masouros, Konstantina Koliogeorgi, Sotirios Xydis, Dimitrios Soudris, Antony Chazapis, Christos Kozanitis, Angelos Bilas, Christian Pinto, Huy-Nam Nguyen, Stelios Louloudakis, Georgios Gardikis, George Vamvakas, Michelle Aubrun, Christi Symeonidou, Vassilis Spitadakis, Konstantinos F. Xylogiannopoulos, Bernhard Peischl, Tahir Emre Kalayci
EVOLVE: Towards Converging Big-Data, High-Performance and Cloud-Computing Worlds. 975-980 - Charalampos Marantos, Miltiadis G. Siavvas, Dimitrios Tsoukalas, Christos P. Lamprakos, Lazaros Papadopoulos, Pawel Boryszko, Katarzyna Filus, Joanna Domanska, Apostolos Ampatzoglou, Alexander Chatzigeorgiou, Erol Gelenbe, Dionisis D. Kehagias, Dimitrios Soudris:
SDK4ED: One-click platform for Energy-aware, Maintainable and Dependable Applications. 981-986 - Maria Chiara Molteni, Vittorio Zaccaria, Valentina Ciriani:
ADD-based Spectral Analysis of Probing Security. 987-992 - Bora Bilgic, Sule Ozev:
Guaranteed Activation of Capacitive Trojan Triggers During Post Production Test via Supply Pulsing. 993-998 - Dina G. Mahmoud
FPGA-to-CPU Undervolting Attacks. 999-1004 - Christoph Frisch, Michael Pehl:
Beware of the Bias - Statistical Performance Evaluation of Higher-Order Alphabet PUFs. 1005-1010 - M. Lakshmi Varshika, Adarsha Balaji, Federico Corradi
Design of Many-Core Big Little µBrains for Energy-Efficient Embedded Neuromorphic Computing. 1011-1016 - Palash Das, Ajay Joshi, Hemangee K. Kapoor:
Hydra: A near hybrid memory accelerator for CNN inference. 1017-1022 - Tailin Liang
TCX: A Programmable Tensor Processor. 1023-1028 - Kyler R. Scott
A Flash-based Current-mode IC to Realize Quantized Neural Networks. 1029-1034 - Fuping Li, Ying Wang, Cheng Liu, Huawei Li, Xiaowei Li:
NoCeption: A Fast PPA Prediction Framework for Network-on-Chips Using Graph Neural Network. 1035-1040 - Yi Dai, Kai Lu, Sheng Ma, Junsheng Chang:
Full-credit Flow Control: A Novel Technique to Implement Deadlock-free Adaptive Routing. 1041-1046 - Ebadollah Taheri, Sudeep Pasricha, Mahdi Nikdast:
DeFT: A Deadlock-Free and Fault-Tolerant Routing Algorithm for 2.5D Chiplet Networks. 1047-1052 - Parya Zolfaghari, Joel Ortiz, Cédric Killian, Sébastien Le Beux:
Non-Volatile Phase Change Material based Nanophotonic Interconnect. 1053-1058 - Yinyi Liu, Jiaxu Zhang, Jun Feng, Shixi Chen, Jiang Xu:
A Reliability Concern on Photonic Neural Networks. 1059-1064 - Siyuan Niu, Aida Todri-Sanial
How Parallel Circuit Execution Can Be Useful for NISQ Computing? 1065-1070 - Ryosuke Matsuo, Shin-ichi Minato:
Space and Power Reduction in BDD-based Optical Logic Circuits Exploiting Dual Ports. 1071-1076 - Dongyun Kam, Jung Gyu Min, Jongho Yoon, Sunmean Kim, Seokhyeong Kang, Youngjoo Lee:
Design and Evaluation Frameworks for Advanced RISC-based Ternary Processor. 1077-1082 - Jan Lappas, André Lucas Chinazzo, Christian Weis, Chenyang Xia, Zhihang Wu, Leibin Ni
Revisiting Pass-Transistor Logic Styles in a 12nm FinFET Technology Node. 1083-1084 - Guillem Cabo, Sergi Alcaide
SafeSU-2: a Safe Statistics Unit for Space MPSoCs. 1085-1086 - Zhilu Wang, Chao Huang, Qi Zhu:
Efficient Global Robustness Certification of Neural Networks via Interleaving Twin-Network Encoding. 1087-1092 - Kacper Wardega, Wenchao Li, Hyoseung Kim
Opportunistic Communication with Latency Guarantees for Intermittently-Powered Devices. 1093-1098 - Yvan Tortorella, Luca Bertaccini, Davide Rossi, Luca Benini, Francesco Conti:
RedMulE: A Compact FP16 Matrix-Multiplication Accelerator for Adaptive Deep Learning on RISC-V-Based Ultra-Low-Power SoCs. 1099-1102 - Adrian Schumacher
Increasing Cellular Network Energy Efficiency for Railway Corridors. 1103-1106 - Priscile Suawa Fogou
Health Monitoring of Milling Tools under Distinct Operating Conditions by a Deep Convolutional Neural Network model. 1107-1110 - Youngeun Kim, Hyunsoo Kim
Gradient-based Bit Encoding Optimization for Noise-Robust Binary Memristive Crossbar. 1111-1114 - Mohammad Loni, Hamid Mousavi, Mohammad Riazati, Masoud Daneshtalab, Mikael Sjödin:
TAS: Ternarized Neural Architecture Search for Resource-Constrained Edge Devices. 1115-1118 - Abhiroop Bhattacharjee, Lakshya Bhatnagar, Priyadarshini Panda:
Examining and Mitigating the Impact of Crossbar Non-idealities for Accurate Implementation of Sparse Deep Neural Networks. 1119-1122 - Niklas Bruns, Vladimir Herdt, Eyck Jentzsch, Rolf Drechsler
Cross-Level Processor Verification via Endless Randomized Instruction Stream Generation with Coverage-guided Aging. 1123-1126 - Zhixin Pan, Prabhat Mishra
Hardware Acceleration of Explainable Machine Learning. 1127-1130 - Fabien Portas, Frédéric Pétrot:
Fast simulation of future 128-bit architectures. 1131-1134 - Maxime Mirka, Maxime France-Pillois, Gilles Sassatelli, Abdoulaye Gamatié:
A Generative AI for Heterogeneous Network-on-Chip Design Space Pruning. 1135-1138 - Marc Solé Bonet
SPARROW: A Low-Cost Hardware/Software Co-designed SIMD Microarchitecture for AI Operations in Space Processors. 1139-1142 - Vincenzo Maisto
A Pluggable Vector Unit for RISC-V Vector Extension. 1143-1148 - Natalia Lylina, Chih-Hao Wang, Hans-Joachim Wunderlich:
Robust Reconfigurable Scan Networks. 1149-1152 - Alán Rodrigo Díaz Rizo, Hassan Aboushady
SyncLock: RF Transceiver Security Using Synchronization Locking. 1153-1156 - Zhenxin Zhao, Lihong Zhang:
Deep Reinforcement Learning for Analog Circuit Structure Synthesis. 1157-1160 - Po-Yu Huang, Kai-Wei Liu, Zong-Lun Li, Sanggu Park, Edward Andert, Chung-Wei Lin, Aviral Shrivastava:
Compatibility Checking for Autonomous Lane-Changing Assistance Systems. 1161-1164 - Pengfei Huang, Chenghua Wang, Ke Chen, Weiqiang Liu:
PAxC: A Probabilistic-oriented Approximate Computing Methodology for ANNs. 1165-1168 - Vaibhav Gupta, Tianmu Li, Puneet Gupta
LAC: Learned Approximate Computing. 1169-1172 - Liu Liu
Eva-CAM: A Circuit/Architecture-Level Evaluation Tool for General Content Addressable Memories. 1173-1176 - Muhammad Rashedul Haq Rashed
Hybrid Digital-Digital In-Memory Computing. 1177-1180 - Felix Staudigl, Hazem Al Indari, Daniel Schön
NeuroHammer: Inducing Bit-Flips in Memristive Crossbar Memories. 1181-1184 - Paolo Maistri, Jiayun Po:
A Low-Cost Methodology for EM Fault Emulation on FPGA. 1185-1188 - Shayesteh Masoumian, Georgios N. Selimis, Rui Wang, Geert Jan Schrijen
Reliability Analysis of FinFET-Based SRAM PUFs for 16nm, 14nm, and 7nm Technology Nodes. 1189-1192 - Antoine Grosnit, Cédric Malherbe, Rasul Tutunov, Xingchen Wan, Jun Wang, Haitham Bou-Ammar:
BOiLS: Bayesian Optimisation for Logic Synthesis. 1193-1196 - Rongshang Li, Yingtian Tang, Qiquan Shi, Hui Mao, Lei Chen, Jikun Jin, Peng Lu, Zhuo Cheng:
Accurate Probabilistic Miss Ratio Curve Approximation for Adaptive Cache Allocation in Block Storage Systems. 1197-1202 - Antonis Karteris, Manolis Katsaragakis, Dimosthenis Masouros, Dimitrios Soudris:
SGRM: Stackelberg Game-Based Resource Management for Edge Computing Systems. 1203-1208 - Dainius Jenkus, Fei Xia, Rishad A. Shafik, Alex Yakovlev:
Runtime Energy Minimization of Distributed Many-Core Systems using Transfer Learning. 1209-1214 - Saideep Tiku, Sudeep Pasricha:
Siamese Neural Encoders for Long-Term Indoor Localization with Mobile Devices. 1215-1220 - Shirui Zhao, Nimish Shah, Wannes Meert
Discrete Samplers for Approximate Inference in Probabilistic Machine Learning. 1221-1226 - Yangguang Cui, Kun Cao, Junlong Zhou, Tongquan Wei:
HELCFL: High-Efficiency and Low-Cost Federated Learning in Heterogeneous Mobile-Edge Computing. 1227-1232 - Shuyuan Sun, Yiyang Jiang, Fan Yang, Bei Yu, Xuan Zeng:
Efficient Hotspot Detection via Graph Neural Network. 1233-1238 - Behnam Ghavami, Mani Sadati, Zhenman Fang, Lesley Shannon:
FitAct: Error Resilient Deep Neural Networks via Fine-Grained Post-Trainable Activation Functions. 1239-1244 - Po-Yuan Chen, Fang-Yi Gu, Yu-Hong Huang, Ing-Chao Lin:
WRAP: Weight RemApping and Processing in RRAM-based Neural Network Accelerators Considering Thermal Effect. 1245-1250 - Zongwu Wang, Zhezhi He, Rui Yang, Shiquan Fan, Jie Lin, Fangxin Liu, Yueyang Jia
Self-Terminating Write of Multi-Level Cell ReRAM for Efficient Neuromorphic Computing. 1251-1256 - Aibin Yan, Zhixing Li, Shiwei Huang, Zijie Zhai, Xiangyu Cheng, Jie Cui, Tianming Ni, Xiaoqing Wen, Patrick Girard:
SCLCRL: Shuttling C-elements based Low-Cost and Robust Latch Design Protected against Triple Node Upsets in Harsh Radiation Environments. 1257-1262 - Javad Bahrami, Mohammad Ebrahimabadi, Jean-Luc Danger, Sylvain Guilley, Naghmeh Karimi:
Leakage Power Analysis in Different S-Box Masking Protection Schemes. 1263-1268 - Syed Aftab Rashid, Muhammad Ali Awan, Pedro F. Souto, Konstantinos Bletsas
Cache-aware Schedulability Analysis of PREM Compliant Tasks. 1269-1274 - Jayati Singh, Ignacio Sañudo Olmedo, Nicola Capodieci
Reconciling QoS and Concurrency in NVIDIA GPUs via Warp-Level Scheduling. 1275-1280 - Morteza Mohaqeqi, Gaoyang Dai
Counting Priority Inversions: Computing Maximum Additional Core Requests of DAG Tasks. 1281-1286 - Yicong Shen, Lei Wang, Yuanzhi Liang, Siran Li, Bo Jiang:
Shyper: An embedded hypervisor applying hierarchical resource isolation strategies for mixed-criticality systems. 1287-1292 - Kankan Wang, Yuhan Lin
Response Time Analysis for Energy-Harvesting Mixed-Criticality Systems. 1293-1298 - Tomasz Kloda, Jiyang Chen, Antoine Bertout, Lui Sha, Marco Caccamo:
Latency analysis of self-suspending task chains. 1299-1304 - Manuel Brosch
Counteract Side-Channel Analysis of Neural Networks by Shuffling. 1305-1310 - Shao-Chun Hung, Sanmitra Banerjee, Arjun Chaudhuri, Krishnendu Chakrabarty:
Graph Neural Network-based Delay-Fault Localization for Monolithic 3D ICs. 1311-1316 - Alexander Hepp, Johanna Baehr
Golden Model-Free Hardware Trojan Detection by Classification of Netlist Module Graphs. 1317-1322 - Leon Li, Alex Orailoglu:
JANUS-HD: Exploiting FSM Sequentiality and Synthesis Flexibility in Logic Obfuscation to Thwart SAT Attack While Offering Strong Corruption. 1323-1328 - Yuke Zhang
TriLock: IC Protection with Tunable Corruptibility and Resilience to SAT and Removal Attacks. 1329-1334 - Gianluca Brilli, Alessandro Capotondi
Understanding and Mitigating Memory Interference in FPGA-based HeSoCs. 1335-1340 - Zhe Lin, Zike Yuan, Jieru Zhao, Wei Zhang, Hui Wang, Yonghong Tian:
PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs. 1341-1346 - Lei Mo
Energy Efficient, Real-time and Reliable Task Deployment on NoC-based Multicores with DVFS. 1347-1352 - Mingqin Han, Yilan Zhu, Qian Lou, Zimeng Zhou, Shanqing Guo, Lei Ju:
coxHE: A software-hardware co-design framework for FPGA acceleration of homomorphic computation. 1353-1358 - Luca Collini
A Composable Design Space Exploration Framework to Optimize Behavioral Locking. 1359-1364 - Nuzhat Yamin, Ganapati Bhat, Janardhan Rao Doppa:
DIET: A Dynamic Energy Management Approach for Wearable Health Monitoring Devices. 1365-1370 - Lin Chen, Xiao Li
Improve the Stability and Robustness of Power Management through Model-free Deep Reinforcement Learning. 1371-1376 - Lokesh Siddhu, Rajesh Kedia, Preeti Ranjan Panda:
CoreMemDTM: Integrated Processor Core and 3D Memory Dynamic Thermal Management for Improved Performance. 1377-1382 - Mohammed Bakr Sikal
Thermal- and Cache-Aware Resource Management based on ML- Driven Cache Contention Prediction. 1384-1388 - Toru Koizumi, Tomoki Nakamura, Yuya Degawa, Hidetsugu Irie, Shuichi Sakai, Ryota Shioya:
T-SKID: Predicting When to Prefetch Separately from Address Prediction. 1389-1394 - Saman Fröhlich, Rolf Drechsler
LiM-HDL: HDL-Based Synthesis for In-Memory Computing. 1395-1400 - Juntong Chen, Hao Cai, Bo Liu, Jun Yang:
Triple-Skipping Near-MRAM Computing Framework for AIoT Era. 1401-1406 - Akshay Krishna Ramanathan, Sara Mahdizadeh-Shahri, Yi Xiao, Vijaykrishnan Narayanan:
Achieving Crash Consistency by Employing Persistent L1 Cache. 1407-1412 - Abhairaj Singh, Rajendra Bishnoi, Rajiv V. Joshi, Said Hamdioui:
Referencing-in-Array Scheme for RRAM-based CIM Architecture. 1413-1418 - Ravindra Metta, Raveendra Kumar Medicherla, Samarjit Chakraborty
BMC+Fuzz: Efficient and Effective Test Generation. 1419-1424 - Emilien Fournier, Ciprian Teodorov, Loïc Lagadec:
Dolmen: FPGA Swarm for Safety and Liveness Verification. 1425-1430 - Daniela Kaufmann
Adding Dual Variables to Algebraic Reasoning for Gate-Level Multiplier Verification. 1431-1436 - Anna Bernasconi, Valentina Ciriani, Marco Longhi:
On the Optimal OBDD Representation of 2-XOR Boolean Affine Spaces. 1437-1442 - Alessio Burrello
Bioformers: Embedding Transformers for Ultra-Low Power sEMG-based Gesture Recognition. 1443-1448 - Lorenzo Ferretti, Giovanni Ansaloni, Renaud Marquis, Tomás Teijeiro, Philippe Ryvlin, David Atienza, Laura Pozzi:
INCLASS: Incremental Classification Strategy for Self-Aware Epileptic Seizure Detection. 1449-1454 - Emad Kasaeyan Naeini, Sina Shahhosseini, Anil Kanduri, Pasi Liljeberg, Amir M. Rahmani, Nikil D. Dutt:
AMSER: Adaptive Multimodal Sensing for Energy Efficient and Resilient eHealth Systems. 1455-1460 - Arman Ferdowsi
A Simple Hybrid Model for Accurate Delay Modeling of a Multi-Input Gate. 1461-1466 - Seyed Hossein Hashemi Shadmehri, Ali BanaGozar, Mehdi Kamal, Sander Stuijk
SySCIM: SystemC-AMS Simulation of Memristive Computation In-Memory. 1467-1472 - Sergiu Mosanu
PiMulator: a Fast and Flexible Processing-in-Memory Emulation Platform. 1473-1478 - Zheng Wei
BenQ: Benchmarking Automated Quantization on Deep Neural Network Accelerators. 1479-1484 - Igor Nunes, Mike Heddes, Tony Givargis, Alexandru Nicolau, Alexander V. Veidenbaum:
GraphHD: Efficient graph classification using hyperdimensional computing. 1485-1490 - Jun S. Shim, Bogyeong Han, Yeseong Kim, Jihong Kim:
DeepPM: Transformer-based Power and Performance Prediction for Energy-Aware Software. 1491-1496 - João Paulo C. de Lima, Luigi Carro:
Quantization-Aware In-situ Training for Reliable and Accurate Edge AI. 1497-1502 - Myeongjae Jang, Jinkwon Kim
ENCORE Compression: Exploiting Narrow-width Values for Quantized Deep Neural Networks. 1503-1508 - Luyi Li, Jiayi Huang
PREFENDER: A Prefetching Defender against Cache Side Channel Attacks as A Pretender. 1509-1514 - Han Wang, Syed Mahbub Hafiz, Kartik Patwari, Chen-Nee Chuah, Zubair Shafiq, Houman Homayoun:
Stealthy Inference Attack on DNN via Cache-based Side-Channel Attacks. 1515-1520 - Hyungmin Cho:
Know Your Neighbor: Physically Locating Xeon Processor Cores on the Core Tile Grid. 1521-1526 - Furkan Aydin
RevEAL: Single-Trace Side-Channel Leakage of the SEAL Homomorphic Encryption Library. 1527-1532
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-26 00:34 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: