Skip to content
View Maxwell889's full-sized avatar
  • Southeast University
  • Nanjing
  • 13:26 (UTC +08:00)

Highlights

  • Pro

Block or report Maxwell889

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

This includes the template for PytorchLightning training and some utility functions

Python 2 Updated Oct 12, 2020

本人的科研经验

9,267 506 Updated Dec 12, 2025

tcad extension for dac22 netlist contrastive learning

Python 9 Updated Nov 28, 2025

An advanced circuit-based sat solver

C++ 36 2 Updated Feb 24, 2025
Python 9 Updated Nov 27, 2025

EPFL logic synthesis benchmarks

Verilog 223 42 Updated Nov 18, 2025
Verilog 6 Updated Feb 16, 2025
Python 20 4 Updated Nov 24, 2025

Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits

Python 34 6 Updated Aug 25, 2024
Python 26 5 Updated Jun 25, 2024

Collection of digital hardware modules & projects (benchmarks)

Verilog 74 12 Updated Dec 5, 2025

ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino

VHDL 66 18 Updated May 14, 2025
Python 31 8 Updated Dec 2, 2023

Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)

C 55 9 Updated Jan 8, 2025

AIGER And-Inverter-Graph Library

C 94 31 Updated Aug 3, 2025

Tongyi Deep Research, the Leading Open-source Deep Research Agent

Python 17,714 1,357 Updated Dec 17, 2025

Yosys Open SYnthesis Suite

C++ 4,193 1,019 Updated Dec 24, 2025

ABC: System for Sequential Logic Synthesis and Formal Verification

C 1,094 714 Updated Dec 20, 2025
C++ 9 5 Updated Nov 13, 2025

IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.

C++ 63 23 Updated May 31, 2015

Experimental data for paper: A. Goel, and K. Sakallah, “Empirical Evaluation of IC3-Based Model Checking Techniques on Verilog RTL Designs” in DATE, 2019.

2 Updated Mar 15, 2019

Reads a state transition system and performs property checking

C++ 89 25 Updated Sep 12, 2025

Paper2Code: Automating Code Generation from Scientific Papers in Machine Learning

Python 3,923 588 Updated Dec 1, 2025

The website of FORMiND Lab.

SCSS 1 Updated Nov 20, 2025

Deep learning toolkit-enabled VLSI placement

C++ 917 249 Updated Dec 18, 2025

CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)

Python 432 69 Updated Jul 17, 2025
C 597 113 Updated Oct 16, 2025