Repository navigation
forked from i3dknu1/i3dPDK_A16K
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|
Repository files navigation
README: [i3dPDK_A16K_v1.0] 1. Overview This Process Design Kit (PDK) has been developed by Prof. Taigon Song and his team at the I3D VLSI laboratory, Kyungpook National University for educational and academic research purposes. It is a Generic PDK optimized for circuit design training and simulation and is NOT intended for physical semiconductor fabrication. Version: 1.0.0 Release Date: August 3, 2026 Supported Tools (Synopsys): Design Compiler, Fusion Compiler, IC Compiler II, Custom Compiler, PrimeTime, and StarRC Target Technology: Generic 16A Nanosheet FET, Forksheet FET, Complementary FET 2. License This PDK is licensed under the Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0) license. Attribution (BY): You must give appropriate credit to the author. Non-Commercial (NC): You may not use this material for commercial purposes or mass production. ShareAlike (SA): If you remix, transform, or build upon the material, you must distribute your contributions under the same license as the original. 3. Citation If you use this PDK for your research, publications, or reports, please cite it as follows: Taigon Song, "i3dPDK_A16K_v1.0", I3DVLSI Laboratory, Kyungpook National Univ., 2026. Available at: https://github.com/i3dknu1/i3dPDK_A16K 4. Disclaimer THIS PDK IS PROVIDED "AS IS" WITHOUT ANY WARRANTY. The author makes no representations or warranties of any kind concerning the integrity, accuracy, or fitness of the data for any particular purpose. IN NO EVENT SHALL THE AUTHOR BE LIABLE for any direct, indirect, incidental, or consequential damages (including, but not limited to, design errors, loss of data, or profits) arising out of the use of this PDK. The use of this kit for actual silicon fabrication (Tape-out) is strictly prohibited. 5. Contents /BE: NDM library for ICC Compiler 2 and Fusion Compiler. /FE: Liberty file for timing and power simulation. /GDS: GDSII files of the provided standard cells. /TECH: Other technology libraries for digital implementation. 6. Contact & Support For academic inquiries or collaboration proposals, please contact: Author: Prof. Taigon Song Department: School of Electronics Engineering University: Kyungpook National University Email: tsong@knu.ac.kr Lab Website: https://i3dvlsi.wordpress.com/