Skip to content
View NeuroMan33rus's full-sized avatar

Block or report NeuroMan33rus

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@ruffner
Matt Ruffner ruffner
PhD EE. Embedded systems firmware dev, signal analysis, and mandolins.

Kentucky

@MPSU
Институт МПСУ MPSU
Институт микроприборов и систем управления имени Л.Н. Преснухина, Национальный исследовательский университет «МИЭТ»

Russian Federation

@brendangregg
Brendan Gregg brendangregg
Cloud computing performance engineer.

Intel Sydney, Australia

@antmicro
Antmicro antmicro
Antmicro is a software-driven tech company developing open and modern industrial edge and cloud AI systems.
@STMicroelectronics
STMicroelectronics STMicroelectronics
STMicroelectronics is a world leader in providing the semiconductor solutions that make a positive contribution to people’s lives, today and into the future.

Switzerland

@upstash
Upstash upstash
Serverless Data Platform

California

@simondlevy
Simon D. Levy simondlevy
Professor of Computer Science

Washington and Lee University Lexington, Virginia, USA

@rblilja
rblilja rblilja
M.Sc. in Robotics Engineering. Spacecraft Systems Engineer. DIY. Geek.

Sweden

@u-blox
u-blox u-blox
u-blox is a Swiss company that creates wireless semiconductors and modules for consumer, automotive and industrial markets.

Switzerland

@veeresht
Veeresh Taranalli veeresht
Robotics | SLAM | Computer Vision | Communication & Coding Theory | Signal Processing

SF Bay Area, CA

@mgp25
mgp25 mgp25
If you never stop trying, you will get there eventually.

GPG: 0xDA570C7A Spain

@cjcliffe
Charles J. Cliffe cjcliffe
Developer, Musician, 3D Artist, Retrocomputing Enthusiast

Cubic Productions Lansdowne, Ontario, Canada

@BatchDrake
Gonzalo José Carracedo Carballal BatchDrake
I code for fun. Interested in reverse engineering, astronomy, microkernel design, radio and digital signal processing. EA1IYR

Madrid, Spain

@bastibl
Bastian Bloessl bastibl

Secure Mobile Networking Lab, TU Darmstadt Darmstadt, Germany

@srsran
srsRAN srsran
Open Source 4G/5G from Software Radio Systems (SRS)
@cesanta
Cesanta Software cesanta
Embedded Communication

Dublin, Ireland

@MoonbaseOtago
Paul Campbell MoonbaseOtago

MoonbaseOtago Dunedin NZ

@litex-hub
LiteX-Hub litex-hub
LiteX Hub - Collaborative FPGA projects around LiteX
@ultraembedded
ultraembedded
CPU designs, digital HW IP, emulation and embedded system projects

UK

@stnolting
stnolting
Roads? Where we're going we don't need roads. - "Doc" Emmett L. Brown
@FPGA-Systems
fpgasystems FPGA-Systems
FPGA-Systems.ru - FPGA developers community

Russia

@EttusResearch
Ettus Research EttusResearch
Home of the USRP™ Software-Defined Radio!

Austin, TX

@Nuand
Nuand Nuand

San Francisco, CA

@NawfalMotii79
NawfalMotii79

ABAC INDUSTRY Casablanca, MOROCCO

@Xilinx
Xilinx Xilinx
GitHub.Com/Xilinx/

San Jose, CA

@SuperChamp234
Zain SuperChamp234
I love programming. That's the most ehh statement of all time lol, idk I find it fun.

Qualcomm India Hyderabad

@open-logic
open-logic open-logic
Open-Source VHDL Standard Library
@chrisheithoff
Chris Heithoff chrisheithoff
Physical Design Engineer. - Vim plugins - Tcl

Intel Corporation Massachusetts, USA

@TerosTechnology
Teros Technology TerosTechnology
Gitter chat: https://gitter.im/TerosHDL/community

Spain

@riscv-collab
RISC-V Collaboration riscv-collab
The Open-Standard Instruction Set Architecture

Switzerland

@chipsalliance
CHIPS Alliance chipsalliance
Common Hardware for Interfaces, Processors and Systems
@SpinalHDL
SpinalHDL SpinalHDL
A high level hardware description language
@enjoy-digital
enjoy-digital

EnjoyDigital France