Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
32-bit Superscalar RISC-V CPU
Verilog 1.3k 203
RISC-V CPU Core (RV32IM)
Verilog 1.8k 294
Various HDL (Verilog) IP Cores
Verilog 934 238
Basic RISC-V Test SoC
Verilog 210 40
720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)
C 302 47
Instruction set simulator for RISC-V, MIPS and ARM-v6m
C++ 112 18
There was an error while loading. Please reload this page.