Pinned Loading
-
Pipeline-MIPS-Processor-Implementation
Pipeline-MIPS-Processor-Implementation PublicContains the Verilog implementation of a pipelined MIPS processor designed as part of the **Advanced Computer Architecture** course at the University of Tehran. The project focuses on implementing …
Verilog 2
-
AI-based-Neural-Network-Processing-Unit
AI-based-Neural-Network-Processing-Unit PublicWelcome to the repository for **Exercise 3 of the AI Systems Course** at the **University of Tehran**. This project focuses on designing and implementing a lightweight, efficient **processing eleme…
Verilog 5
-
Image-Segmentation-with-Fast-SCNN
Image-Segmentation-with-Fast-SCNN PublicThese projects were developed as part of advanced coursework in Neural Networks and Deep Learning, focusing on cutting-edge architectures and their practical implementation for computer vision tasks.
Jupyter Notebook 1
-
H-Spice-Hardware
H-Spice-Hardware PublicWelcome to the H-Spice Exercises repository! This repository contains a curated collection of exercises designed to help students, engineers, and hobbyists master the H-Spice simulator for circuit …
SourcePawn
-
L-Edit-VLSI-Design
L-Edit-VLSI-Design PublicA repository showcasing VLSI designs, focusing on fundamental circuits like Full Adders, implemented using L-Edit software. Contains layout designs, area calculations, and simulation results
PLSQL
-
MIPS-Processor-Implementation
MIPS-Processor-Implementation PublicThis repository contains my solutions to the advanced computer architecture exercises for the first semester of 1403-1404 at the University of Tehran.
Verilog
If the problem persists, check the GitHub status page or contact support.