Skip to content
View AngeloJacobo's full-sized avatar

Block or report AngeloJacobo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

First Open-Source Industry-Specific Model for Semiconductors

Python 427 50 Updated Mar 18, 2026

Unit Tested implementation of SPI protocol in verilog

C++ 9 3 Updated Nov 13, 2021

Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application

C 86 10 Updated Mar 21, 2026

LLM inference in C/C++

C++ 121,446 20,946 Updated Jul 24, 2026

Get up and running with Kimi-K2.6, GLM-5.2, MiniMax, DeepSeek, gpt-oss, Qwen, Gemma and other models.

Go 176,770 17,089 Updated Jul 24, 2026

Complete API layer for private AI applications on local models: RAG, skills, tools, MCP, text-to-sql, and more. Works with any OpenAI-compatible inference server.

Python 57,359 7,605 Updated Jul 23, 2026
Verilog 11 1 Updated Nov 17, 2025

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 12,769 1,222 Updated Aug 18, 2024

JavaScript syntax highlighter with language auto-detection and zero dependencies.

JavaScript 24,969 3,736 Updated Jul 23, 2026

Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrated Circuits.

Verilog 55 24 Updated Apr 29, 2015

Hamming ECC Encoder and Decoder to protect memories

SystemVerilog 36 30 Updated Jan 28, 2025

Nix flake for openXC7

Nix 56 8 Updated Jul 20, 2026

Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our special Video Controller in Basys3 Artix7-35T. Complemented…

Verilog 36 3 Updated Feb 23, 2025

LLM training in simple, raw C/CUDA

Cuda 30,628 3,708 Updated Jun 26, 2025

Curriculum for a university course to teach chip design using open source EDA tools

Jupyter Notebook 151 21 Updated Oct 21, 2023

🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).

VHDL 224 29 Updated Jun 22, 2026
Jupyter Notebook 174 29 Updated Jul 24, 2023

C# WPF to automate HCI MemTest

2,582 221 Updated Jun 7, 2024

Virtual Development Board

C 64 6 Updated Nov 26, 2021

RISC-V Nox core

C 72 10 Updated Jul 22, 2025

Formal Verification of RVECC Error Correcting Code Hardware

SystemVerilog 5 Updated Dec 2, 2025

ChatGPT DAN, Jailbreaks prompt

12,223 1,178 Updated Mar 2, 2026

List of awesome open source hardware tools, generators, and reusable designs

Python 2,375 232 Updated Mar 2, 2026

10Gb Ethernet Switch

C 269 36 Updated Jul 15, 2026

Tiny, fast, non-dependent and fully loaded printf implementation for embedded systems. Extensive test suite passing.

C 3,027 559 Updated Apr 3, 2023

Robust Speech Recognition via Large-Scale Weak Supervision

Python 105,497 12,818 Updated Apr 15, 2026
C 2 3 Updated Jul 15, 2026
Next