Skip to content
View DiJuMx's full-sized avatar

Block or report DiJuMx

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

Bare Metal development on TI AM6254 (PocketBeagle2 Board)

Assembly 9 2 Updated Aug 5, 2025

Code snippets

Python 10 2 Updated Feb 16, 2023

A 3D FPGA GPU for real-time rasterization with a tile-based deferred rendering (TBDR) architecture, featuring transform & lighting (T&L), back-face culling, MSAA anti-aliasing, ordered dithering, etc.

C++ 267 17 Updated Jan 2, 2025

FFmpeg Assembly Language Lessons

12,111 402 Updated Feb 22, 2026

Pure-Python Edge TPU driver for custom computation beyond ML inference

Python 10 1 Updated Feb 14, 2026
SystemVerilog 30 2 Updated Jan 27, 2026

Checks for EDA tools supporting VHDL-2008 and VHDL-2019.

VHDL 4 Updated Aug 6, 2025
Python 173 12 Updated Jan 4, 2026

Baremetal, heapless driver for the Wifi+bluetooth integrated circuit on the pico.

Go 214 22 Updated Jun 27, 2026

RISC-V Formal Verification Framework

Verilog 206 48 Updated Jul 15, 2026

Solar BPW34 powered nRF BLE

C 334 30 Updated May 14, 2026

A progressive set of 100 VHDL projects, from logic gates to a simple CPU and SoC.

VHDL 81 2 Updated Sep 15, 2025

A curated list of WCH's 32-bit MCU related code and resources.

46 Updated Oct 3, 2024

Script to periodically run the Speedtest CLI application by Ookla and post results to InfluxDB.

Python 116 67 Updated Feb 3, 2026

Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC

Verilog 94 22 Updated Aug 10, 2018

Download market data from Yahoo! Finance's API

Python 24,805 3,379 Updated Jul 25, 2026

riffpga -- write FPGA bitstreams through a USB drive, get USB serial and dynamic clocking in a platform independent way

C 75 7 Updated Jun 13, 2026

Elias Daler's Bikeshed Renderer (Vulkan renderer/game engine)

C++ 616 29 Updated Dec 10, 2024

Sprite rendering with Vulkan

C++ 68 4 Updated Oct 31, 2018

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 12,773 1,222 Updated Aug 18, 2024

Configuration for buildbot.python.org

Python 60 63 Updated Jul 25, 2026
Python 97 139 Updated Jul 23, 2026

Unofficial Home Assistant integration for interacting with Octopus Energy

Python 961 106 Updated Jul 25, 2026

Octopus Energy UK API for 'Saving Sessions'

Python 3 Updated Jan 25, 2023

Write-only command-line Discord webhooks integration written in 100% Bash script

Shell 564 78 Updated Nov 6, 2025

SERV - The SErial RISC-V CPU

Verilog 1,838 256 Updated Jul 10, 2026

3-stage RV32IMACZb* processor with debug

Verilog 1,078 89 Updated Jul 21, 2026

Intel / AMD CPU Internals

C 1,205 189 Updated Jun 24, 2026

A .Net and .Net Core client for Octopus Energy's tariff and energy consumption API.

C# 14 4 Updated Apr 2, 2024

Master programming by recreating your favorite technologies from scratch.

Markdown 531,609 50,287 Updated Jul 14, 2026
Next