Skip to content
View Disat's full-sized avatar

Block or report Disat

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

An open-source cross-platform alternative to AirDrop

Dart 85,871 4,735 Updated Jul 23, 2026

A single-header ANSI C immediate mode cross-platform GUI library

C 11,284 679 Updated Jul 21, 2026

Notepad4 (Notepad2⨯2, Notepad2++) is a light-weight Scintilla based text editor for Windows with syntax highlighting, code folding, auto-completion and API list for many programming languages and d…

C++ 4,841 308 Updated Jul 23, 2026

ShareX is a free and open-source application that enables users to capture or record any area of their screen with a single keystroke. It also supports uploading images, text, and various file type…

C# 38,785 3,859 Updated Jul 24, 2026

Command-line interface and Python library to transcribe pinyin to IPA. The tones are attached to the vowel of the syllable.

Python 53 10 Updated Apr 16, 2025

The ElectroLab board is a complete electronic trainer compacted in a 175x100 mm circuit board.

17 Updated May 4, 2025

一个轻巧的后台管理框架,项目后端基于Java21、SpringBoot3.2,前端基于TypeScript、Vite3、Vue3、Element Plus,只提供登录会话、用户管理、角色管理、权限资源管理、事件日志、对象存储等基础功能的最佳实践方案,不做过多的封装,适合二次定制开发、接私活、源码学习等场景

Java 1,672 481 Updated Apr 30, 2026

A graphical processor simulator and assembly editor for the RISC-V ISA

C++ 3,365 364 Updated Jul 23, 2026

5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.

Verilog 24 3 Updated Dec 4, 2022

5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.

Verilog 214 21 Updated Jun 5, 2021

RISC-V RV32IM cpu circuit in Logisim Evolution.

27 1 Updated Jun 9, 2021
Assembly 7 1 Updated Jan 10, 2024

x86 PC emulator and x86-to-wasm JIT, running in the browser

JavaScript 23,288 1,859 Updated Jul 5, 2026

simple 4-BIT CPU with 74-serials chip,origin by Kaoru Tonami in his book “How to build a CPU”

HTML 352 83 Updated Aug 2, 2021

IPTV直播源抓取 自动整合hao趣网直播源+TVBox直播源+其他网上直播源 择取分辨率、速度最佳视频流 定期更新

10,282 706 Updated Dec 31, 2024

A basic 8-bits computer created with LogiSim digital circuit simulator 💻

Python 137 19 Updated Nov 17, 2025

Simple Yet Powerful RISC-V Computer

Assembly 126 12 Updated Jul 12, 2026

华科计算机组成原理实验文件

135 35 Updated Jan 3, 2022

The XWiki platform

Java 1,281 651 Updated Jul 24, 2026

基于Java的一个功能完善颜值优雅且支持缓存的个人博客,整个博客的开发过程已录制成教程在https://www.bilibili.com/medialist/play/372653463?from=space&business=space&sort_field=pubtime&spm_id_from=333.999.0.0

JavaScript 10 3 Updated Oct 17, 2022

A digital logic designer and circuit simulator.

Java 5,843 585 Updated Jun 12, 2026

A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA.

Verilog 139 18 Updated Sep 24, 2022

RISC-V 32bit single-cycle CPUs written in Logisim, Verilog, and Chisel

Verilog 457 42 Updated Feb 6, 2025

手搓CPU系列-硬件设计

14 4 Updated Mar 21, 2023

The Linux Kernel Module Programming Guide (updated for 5.0+ kernels)

TeX 8,535 620 Updated Jul 20, 2026

Read-only git conversion of OpenBSD's official CVS src repository. Pull requests not accepted - send diffs to the tech@ mailing list.

C 3,841 946 Updated Jul 24, 2026

The PHP Interpreter

C 40,252 8,107 Updated Jul 23, 2026

Generative Agents: Interactive Simulacra of Human Behavior

21,791 3,057 Updated Aug 5, 2024

Fomantic-UI is the official community fork of Semantic-UI

JavaScript 3,761 339 Updated Jul 23, 2026

Semantic is a UI component framework based around useful principles from natural language.

JavaScript 51,041 4,863 Updated Nov 27, 2024
Next