Skip to content
View Faraz-shaikh-9's full-sized avatar

Block or report Faraz-shaikh-9

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. 4x4-Structural-Multiplier-Verilog 4x4-Structural-Multiplier-Verilog Public

    4x4 Structural Multiplier Design using Verilog HDL and Ripple Carry Adder Architecture.

    Verilog

  2. Wallace-Tree-Multiplier-Verilog Wallace-Tree-Multiplier-Verilog Public

    4x4 Wallace Tree Multiplier using Carry Save Adder (CSA) and Carry Lookahead Adder (CLA) in Verilog HDL.

    Verilog

  3. Wallace-Tree-Multiplier-8x8-Verilog Wallace-Tree-Multiplier-8x8-Verilog Public

    Structural 8×8 Wallace Tree Multiplier in Verilog HDL using Carry Save Adders (CSA) and 16-bit Carry Lookahead Adder (CLA), verified using Icarus Verilog and GTKWave.

    Verilog

  4. Wallace-Tree-Multiplier-16x16-Verilog Wallace-Tree-Multiplier-16x16-Verilog Public

    Parameterized 16×16 Wallace Tree Multiplier designed in Verilog HDL using Carry Save Adders (CSA), Carry Lookahead Adders (CLA), and multi-stage reduction tree architecture.

    Verilog

  5. Timing-Aware-MAC-RTL-to-GDSII Timing-Aware-MAC-RTL-to-GDSII Public

    Timing-aware 2-stage pipelined MAC implemented from SystemVerilog RTL through ASIC physical design and GDSII using OpenLane/OpenROAD and SKY130.

    Verilog