Open source FPGA-based NIC and platform for in-network compute

Must-have verilog systemverilog modules

SERV - The SErial RISC-V CPU

It's a core. Made on Twitch.

Chisel components for FPGA projects

A bit-level sparsity-awared multiply-accumulate process element.