Skip to content
View Kulsoomgit's full-sized avatar
🎯
Focusing
🎯
Focusing
13 followers · 12 following

Block or report Kulsoomgit

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Kulsoomgit/README.md

banner

Hi 👋, I'm Umme Kulsoom

A passionate Computer System Engineer

As a Computer Systems Engineering student with a deep enthusiasm for technology and innovation, I bring a robust skill set in programming languages including Python,Cryptography, Verilog, RISC-V Assembly,ASIC Design and C++. I am committed to making impactful contributions in the tech world and am keen on exploring collaborative opportunities. Let’s connect to drive forward-thinking projects and breakthroughs together!

kulsoomgit

kulsoomgit

circuit

  • 🔭 I’m currently working on Crypto Hardware Accelerator for RISCV SOC

  • 🌱 I’m currently learning VLSI | ASIC Design | FPGAs

  • 👯 I’m looking to collaborate on RISC-V

  • 👨‍💻 All of my projects are available at https://github.com/Kulsoomgit

  • 💬 Ask me about C++ | Verilog | Python | RISC-V Assembly

  • 📫 How to reach me kulsoomun902@gmail.com

Connect with me:

umme kulsoom kulsoom khan kulsoom_khan_official umme kulsoom kulsoomkhan

Languages and Tools:

arduino cplusplus figma illustrator linux matlab mysql opencv oracle photoshop python sketch

kulsoomgit

 kulsoomgit

kulsoomgit

Popular repositories Loading

  1. verilog_practice verilog_practice Public

    Verilog

  2. RTL_Practice RTL_Practice Public

    Verilog

  3. RV32I_Microprocessor RV32I_Microprocessor Public

    This repository contains the implementation of Single Cycle Processor RV32I based on RISC-V architecture implement on verilog

    Verilog

  4. openlane_practice openlane_practice Public

    Verilog

  5. Kulsoomgit Kulsoomgit Public