Skip to content
View PeterH0323's full-sized avatar
  • China

Block or report PeterH0323

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
5 stars written in Verilog
Clear filter

Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2

Verilog 2,771 1,042 Updated Mar 24, 2021

Must-have verilog systemverilog modules

Verilog 1,865 411 Updated Aug 2, 2025

The Ultra-Low Power RISC-V Core

Verilog 1,636 394 Updated Aug 6, 2025

An FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. 基于FPGA的FOC控制器,用于驱动BLDC/PMSM电机。

Verilog 792 229 Updated Sep 15, 2023

A Convolutional Neural Network Accelerator implementation on FPGA, xilinx (xczu7ev-ffvc1156-2-i), The inference of yolov8 took 60ms.

Verilog 454 55 Updated Jul 17, 2025