Skip to content
View RRozak's full-sized avatar
  • Wroclaw, Poland
  • 09:38 (UTC +02:00)

Highlights

  • Pro

Organizations

@antmicro @chipsalliance @verilator

Block or report RRozak

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

A Python package for generating HDL wrappers and top modules for HDL sources

Python 128 8 Updated Jul 23, 2026
Python 141 10 Updated Jun 25, 2026

Verilator open-source SystemVerilog simulator and lint system

SystemVerilog 3,767 858 Updated Jul 23, 2026

Bus performance analysis tool

Rust 13 Updated Jun 9, 2026
C++ 46 4 Updated Jul 17, 2026

A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.

HTML 18 1 Updated Mar 3, 2026

Renode - Antmicro's open source simulation and virtual development framework for complex embedded systems

RobotFramework 2,675 467 Updated Jul 23, 2026