Skip to content
View RRozak's full-sized avatar
  • Wroclaw, Poland
  • 06:33 (UTC +01:00)

Highlights

  • Pro

Organizations

@antmicro @chipsalliance @verilator

Block or report RRozak

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

A Python package for generating HDL wrappers and top modules for HDL sources

Python 134 12 Updated Nov 12, 2026
Python 150 15 Updated Nov 10, 2026

Verilator open-source SystemVerilog simulator and lint system

SystemVerilog 4,087 986 Updated Nov 15, 2026

Bus performance analysis tool

Rust 15 1 Updated Jun 9, 2026
SystemVerilog 48 5 Updated Nov 10, 2026

A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.

HTML 18 2 Updated Aug 11, 2026

Renode - Antmicro's open source simulation and virtual development framework for complex embedded systems

RobotFramework 3,145 568 Updated Nov 13, 2026