Skip to content
View S-Javaid17's full-sized avatar

Block or report S-Javaid17

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
10 stars written in Verilog
Clear filter

RTL, Cmodel, and testbench for NVDLA

Verilog 1,961 622 Updated Mar 2, 2022

Must-have verilog systemverilog modules

Verilog 1,865 411 Updated Aug 2, 2025

Verilog library for ASIC and FPGA designers

Verilog 1,350 298 Updated May 8, 2024

njtech digital design. a fpga digital alarm system with Nexys A7 100T

Verilog 52 15 Updated Jun 11, 2019

Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer

Verilog 34 6 Updated Jun 7, 2022

Ethernet MAC for the Digilent Nexys 4 DDR FPGA.

Verilog 30 7 Updated Aug 21, 2018

Greedy Snake game on Nexys 4 DDR with Verilog.

Verilog 29 9 Updated Jul 15, 2022

Using verilog-HDL, xilinx-ISE and nexys-iii. A shooting game based on VGA and ps/2 keyboard.

Verilog 19 5 Updated Dec 1, 2014

MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)

Verilog 16 11 Updated Feb 11, 2019

MNIST inference on Nexys A7 FPGA

Verilog 2 Updated May 21, 2024