Skip to content
View S-Javaid17's full-sized avatar

Block or report S-Javaid17

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results
SystemVerilog 1 Updated Apr 24, 2025

A library for Game Theoy algorithms

Python 12 3 Updated Sep 24, 2025

Playground for various GateMate FPGA SerDes loopback tests

Python 3 Updated Nov 5, 2025

SDRAM controller implemented in SystemVerilog for ISSI IS42S16320f-7 IC

SystemVerilog 8 1 Updated Jun 20, 2023

Code associated with Cal Poly Pomona's ECE 4305

SystemVerilog 38 18 Updated Nov 7, 2021

Original Apollo 11 Guidance Computer (AGC) source code for the command and lunar modules.

Assembly 63,811 7,356 Updated Oct 22, 2025

RTL, Cmodel, and testbench for NVDLA

Verilog 1,961 622 Updated Mar 2, 2022

Awesome ASIC design verification

329 77 Updated Feb 9, 2022

Verilog library for ASIC and FPGA designers

Verilog 1,350 298 Updated May 8, 2024

Must-have verilog systemverilog modules

Verilog 1,865 411 Updated Aug 2, 2025
SystemVerilog 221 59 Updated Apr 8, 2024

Keil projects and libraries for STM32F4xx devices

C 2,377 1,362 Updated Dec 16, 2022

Mini projects based on Xilinx Nexys 4 DDR

VHDL 9 2 Updated Oct 14, 2017

MNIST inference on Nexys A7 FPGA

Verilog 2 Updated May 21, 2024

Implemented using a Nexys A7 board and an external 3-axis accelerometer. It displays a tilt meter onto the LEDs using the X and Z axis data.

VHDL 6 Updated Dec 10, 2020

njtech digital design. a fpga digital alarm system with Nexys A7 100T

Verilog 52 15 Updated Jun 11, 2019

Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK

VHDL 15 2 Updated Dec 2, 2018

Greedy Snake game on Nexys 4 DDR with Verilog.

Verilog 29 9 Updated Jul 15, 2022

Ethernet MAC for the Digilent Nexys 4 DDR FPGA.

Verilog 30 7 Updated Aug 21, 2018

A textbook on introduction to Digital Signal Processing fundamentals

78 14 Updated Jul 15, 2025

Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedded programs targeted at the microprocessor to control the pe…

HTML 142 45 Updated Oct 7, 2025

Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied in the design of simple logic circuits and in the physical i…

HTML 273 58 Updated May 30, 2025

Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description and software programming languages

HTML 114 37 Updated Oct 7, 2025

Repository for udemy Embedded-C course

Assembly 649 427 Updated Jun 13, 2025
16 5 Updated Aug 11, 2025

MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)

Verilog 16 11 Updated Feb 11, 2019

Using verilog-HDL, xilinx-ISE and nexys-iii. A shooting game based on VGA and ps/2 keyboard.

Verilog 19 5 Updated Dec 1, 2014

Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer

Verilog 34 6 Updated Jun 7, 2022

Various projects for the Nexys4DDR board from Digilent

VHDL 130 14 Updated Aug 30, 2023