Skip to content
View SayatAbdikul's full-sized avatar
🎯
Focusing
🎯
Focusing
  • TEXER.AI
  • Astana, Kazakhstan

Highlights

  • Pro

Block or report SayatAbdikul

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Skills for Real Engineers. Straight from my .agents directory.

Shell 286,289 24,023 Updated Oct 9, 2026

Open-source high-performance RISC-V processor

Scala 7,300 958 Updated Oct 11, 2026

Yosys Open SYnthesis Suite

C++ 4,803 1,175 Updated Oct 11, 2026

Check your ranking in GitHub! Don't forget to star ⭐ this repository.

4,938 687 Updated Oct 11, 2026

Official inference framework for 1-bit LLMs

C++ 40,704 3,791 Updated Jul 27, 2026

RTL data structure

SystemVerilog 69 7 Updated Apr 23, 2026
C++ 26 2 Updated Jun 12, 2026

A machine learning accelerator core designed for energy-efficient AI at the edge.

Emacs Lisp 2,592 345 Updated Oct 9, 2026

Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)

SystemVerilog 2,098 815 Updated Oct 9, 2026

A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1

Verilog 1,393 117 Updated Apr 3, 2026