Skip to content
View ShaheerSajid's full-sized avatar
  • Pakistan

Block or report ShaheerSajid

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RISCV RISCV Public

    32-bit soft RISCV processor for FPGA applications

    C++ 18 1

  2. OpenCV-Maze-Solving OpenCV-Maze-Solving Public

    Solving a maze using OpenCV and path finding algorithms

    C++ 6 2

  3. RISCV-Compliant-Divider RISCV-Compliant-Divider Public

    Synthesisable RISCV 32bit Divider Verilog Implementation

    SystemVerilog 2 1

  4. AES-256-Verilog AES-256-Verilog Public

    Synthesisable AES 256 Verilog Implementation

    Verilog 2

  5. Water-Management-System Water-Management-System Public

    A device that monitors ad controls water consumption in public washrooms

    C++ 1

  6. RV32_with_MAC RV32_with_MAC Public

    Verilog 1