Search results

The defaultKey behavior in CtrlLink

Status: Open.

#1943 In SpinalHDL/SpinalHDL;

· inochisa opened on Jul 4, 2026

SpinalHDL simulates with iverilog reporting error

Status: Open.

#1940 In SpinalHDL/SpinalHDL;

· haifanwenpan opened on Jun 25, 2026

HyperRAM memory support

Status: Open.

#1939 In SpinalHDL/SpinalHDL;

· yobniares opened on Jun 21, 2026

Proposal: CMSIS SVD file generation support for peripherals

Status: Open.

#1936 In SpinalHDL/SpinalHDL;

· yobniares opened on Jun 13, 2026

RegIf: Visitor for all instances?

Status: Open.

#1924 In SpinalHDL/SpinalHDL;

· Tectu opened on May 28, 2026

SpinalHDL does not support Verilator 5.0

Status: Open.

#1919 In SpinalHDL/SpinalHDL;

· ZhengQuancheng opened on May 25, 2026

Bug: UnsignedDivider drops commands when storeDenominator=true

Status: Open.

#1916 In SpinalHDL/SpinalHDL;

· Aqwyh123 opened on May 18, 2026

How to force aligned bus access with BusSlaveFactory

Status: Open.

#1915 In SpinalHDL/SpinalHDL;

· inochisa opened on May 16, 2026

Question: Is there a way to get the SpinalConfig object during elaboration phase?

Status: Open.

#1901 In SpinalHDL/SpinalHDL;

· parthkalgaonkar opened on Apr 16, 2026

StageLink lacks the holdPayload feature for Flow.

Status: Open.

#1895 In SpinalHDL/SpinalHDL;

· haifanwenpan opened on Apr 2, 2026

IO declaration by if ... else ...

Status: Open.

#1889 In SpinalHDL/SpinalHDL;

· balanx opened on Mar 19, 2026

Bug Report: NullPointerException in PhaseCheckCrossClock when using enum.mux() with single-element enum

bug 🐛

Status: Open.

#1884 In SpinalHDL/SpinalHDL;

· PeterWang-dev opened on Mar 14, 2026