Skip to content
View TogashiHan's full-sized avatar

Block or report TogashiHan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
7 stars written in Assembly
Clear filter

Working draft of the proposed RISC-V V vector extension

Assembly 1,048 280 Updated Mar 17, 2024

The OpenPiton Platform

Assembly 739 254 Updated Sep 24, 2025

Functional verification project for the CORE-V family of RISC-V cores.

Assembly 606 260 Updated Oct 16, 2025

RISC-V Zve32x Vector Coprocessor

Assembly 192 57 Updated Dec 2, 2023

A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code

Assembly 134 28 Updated Sep 28, 2025

Self checking RISC-V directed tests

Assembly 113 16 Updated Jun 3, 2025

A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code

Assembly 3 1 Updated Jan 9, 2024