Skip to content
View manish-kj's full-sized avatar

Block or report manish-kj

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Verilog Ethernet components for FPGA implementation

Verilog 3,040 842 Updated Feb 27, 2025

Universal number Posit HDL Arithmetic Architecture generator

Verilog 72 14 Updated Jun 24, 2019

PACoGen: Posit Arithmetic Core Generator

Verilog 81 17 Updated Aug 16, 2019