Skip to content
View marph91's full-sized avatar

Block or report marph91

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

9 results for source starred repositories written in Verilog
Clear filter

Open source FPGA-based NIC and platform for in-network compute

Verilog 2,202 510 Updated Jul 5, 2024

Verilog AXI components for FPGA implementation

Verilog 1,952 523 Updated Feb 27, 2025

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware

Verilog 827 284 Updated Sep 23, 2025

Project Apicula 🐝: bitstream documentation for Gowin FPGAs

Verilog 630 84 Updated Feb 6, 2026

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

Verilog 414 140 Updated Dec 29, 2025

FPGA-based LPC bus sniffing tool for Lattice iCEstick Evaluation Kit

Verilog 81 20 Updated Jan 5, 2024

Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images

Verilog 66 6 Updated Nov 2, 2021

IP operations in verilog (simulation and implementation on ice40)

Verilog 64 18 Updated Oct 24, 2019

FPGA implementation of deflate (de)compress RFC 1950/1951

Verilog 63 6 Updated May 2, 2019