Skip to content
View moshiba's full-sized avatar
  • UW Madison

Organizations

@nyu-mlab @WISPR-lab

Block or report moshiba

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

6 stars written in Verilog
Clear filter

Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM). . . . . . Online tutorial: https://google.githu…

Verilog 539 149 Updated Mar 26, 2025

Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.

Verilog 369 98 Updated Feb 26, 2025

Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source

Verilog 291 51 Updated Dec 18, 2025

LicheeTang 蜂鸟E203 Core

Verilog 199 62 Updated Jul 10, 2019
Verilog 47 6 Updated Jun 4, 2023
Verilog 5 Updated Oct 7, 2018