Skip to content
View ndcroos's full-sized avatar

Block or report ndcroos

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

25 stars written in Verilog
Clear filter

Verilog Ethernet components for FPGA implementation

Verilog 2,849 807 Updated Feb 27, 2025

Open source FPGA-based NIC and platform for in-network compute

Verilog 2,203 511 Updated Jul 5, 2024

Verilog AXI components for FPGA implementation

Verilog 1,954 523 Updated Feb 27, 2025

Must-have verilog systemverilog modules

Verilog 1,926 413 Updated Aug 2, 2025

A small, light weight, RISC CPU soft core

Verilog 1,506 176 Updated Dec 8, 2025

Verilog library for ASIC and FPGA designers

Verilog 1,392 299 Updated May 8, 2024

The USRP™ Hardware Driver Repository

Verilog 1,197 739 Updated Jan 20, 2026

Learn how to design digital systems and synthesize them into an FPGA using only opensource tools

Verilog 844 200 Updated Apr 15, 2020

A tiny Open POWER ISA softcore written in VHDL 2008

Verilog 710 114 Updated Feb 4, 2026

A Pi emulating a GameBoy sounds cheap. What about an FPGA?

Verilog 511 61 Updated Dec 10, 2022

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

Verilog 415 141 Updated Dec 29, 2025

All code found on nandland is here. underconstruction.gif

Verilog 359 76 Updated Aug 21, 2022

🌟 IceZUM Alhambra: an Arduino-like Open FPGA electronic board

Verilog 354 108 Updated Jan 14, 2022

Recipe for FPGA cooking

Verilog 311 68 Updated Sep 29, 2024

A Verilog implementation of DisplayPort protocol for FPGAs

Verilog 266 58 Updated Mar 15, 2019

Repository for the SCALE-MAMBA MPC system

Verilog 264 85 Updated Sep 6, 2023

Fearless hardware design

Verilog 195 11 Updated Aug 20, 2025

A collection of demonstration digital filters

Verilog 166 38 Updated Jan 18, 2024

i8080 precise replica in Verilog, based on reverse engineering of real die

Verilog 159 24 Updated Jul 13, 2019

Homotopy theory in Coq.

Verilog 89 8 Updated Mar 26, 2011

PanoLogic Zero Client G1 reverse engineering info

Verilog 75 12 Updated Apr 2, 2024
Verilog 25 3 Updated Aug 11, 2021
Verilog 25 3 Updated Jan 16, 2019

Multi-threaded 32-bit embedded core family.

Verilog 24 7 Updated Jul 9, 2012

Hardware implementation of the SipHash short-inout PRF

Verilog 17 7 Updated Apr 3, 2025