A minimal GPU design in Verilog to learn how GPUs work from the ground up

OpenSource GPU, in Verilog, loosely based on RISC-V ISA

RSD: RISC-V Out-of-Order Superscalar Processor

An exploration of log domain "alternative floating point" for hardware ML/AI accelerators.

Classify modulation of signals

Generate an FPGA design for a TWN