Skip to content
View axxddlj's full-sized avatar

Block or report axxddlj

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

FGI-GSRx Open Source multi-GNSS software receiver

MATLAB 162 58 Updated Oct 30, 2025

Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.

SystemVerilog 538 144 Updated Oct 21, 2025

标注自己的数据集,训练、评估、测试、部署自己的人工智能算法

Jupyter Notebook 3,862 744 Updated Jul 24, 2024

Course Webpage for CS 217 Hardware Accelerators for Machine Learning, Stanford University

CSS 98 13 Updated Apr 11, 2023

synthesiseable ieee 754 floating point library in verilog

Verilog 686 158 Updated Mar 13, 2023
Jupyter Notebook 29 7 Updated Sep 10, 2022

帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目

5,084 766 Updated May 15, 2022

FPGA implementation of pose detection with Kalman filter. (verilog)

VHDL 36 7 Updated Mar 30, 2022

RTL, Cmodel, and testbench for NVDLA

Verilog 1,962 622 Updated Mar 2, 2022

Base on Synopsys platform using VCS,DC,ICC,PT.

Tcl 12 2 Updated May 29, 2021

Hardware Matrix Multiplication Accelerator (Verilog RTL)

Stata 11 4 Updated May 11, 2020

Fixed Point Kalman filter for fpga

Verilog 22 1 Updated May 10, 2020