Skip to content
View axxddlj's full-sized avatar

Block or report axxddlj

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

3 results for source starred repositories written in Verilog
Clear filter

nvdla / hw

RTL, Cmodel, and testbench for NVDLA

Verilog 1,961 622 Updated Mar 2, 2022

dawsonjon / fpu

synthesiseable ieee 754 floating point library in verilog

Verilog 685 158 Updated Mar 13, 2023

samsamfire / Kalman_Fpga

Fixed Point Kalman filter for fpga

Verilog 22 1 Updated May 10, 2020