Skip to content
View axxddlj's full-sized avatar

Block or report axxddlj

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

1 result for source starred repositories written in VHDL
Clear filter

Floral / Pose-Detection-of-MPU6050-Based-on-FPGA

FPGA implementation of pose detection with Kalman filter. (verilog)

VHDL 36 7 Updated Mar 30, 2022