Skip to content
View aarontartz's full-sized avatar
2 followers · 5 following

Achievements

Achievement: Quickdraw

Achievements

Achievement: Quickdraw

Block or report aarontartz

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
aarontartz/README.md
  • Hello, I'm Aaron Tartz.
  • I graduated Cum Laude with a B.S. in Computer Engineering from San Diego State University in 2025.
  • I'm graduating with an M.S. in Electrical & Computer Engineering with an emphasis in Communication Theory & Systems from UC San Diego in 2027.

Popular repositories Loading

  1. RTL-I2C-Master-Si7021 RTL-I2C-Master-Si7021 Public

    I2C Master for Si7021 temperature & humidity sensor

    Verilog 1

  2. Advanced-Programming-Projects Advanced-Programming-Projects Public

    Python projects for COMPE-361 (Advanced Programing) class, developed in PyCharm & Jupyter Notebook

    Python

  3. Sudoku-TicTacToe-Project Sudoku-TicTacToe-Project Public

    Final project for COMPE-271 (Computer Organization) class, developed in MARS MIPS Assembler

    Assembly

  4. Embedded-Systems-Projects Embedded-Systems-Projects Public

    Laboratory projects for COMPE-375 (Embedded Systems), developed in Microchip Studio with an ATmega328PB microcontroller

    C

  5. Data-Structures-OOP-Projects Data-Structures-OOP-Projects Public

    Assignments for COMPE-260 (Data Structures and Object-Oriented Programming) class, developed in VS Code & Xcode

    C++

  6. Digital-Logic-Projects Digital-Logic-Projects Public

    Laboratory projects for COMPE-470L (Digital Logic Laboratory), developed in Vivado Suite with various Zynq-based boards

    Verilog