Skip to content
View achermannagement's full-sized avatar

Block or report achermannagement

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

14 stars written in Scala
Clear filter

♞ lichess.org: the forever free, adless and open source chess server ♞

Scala 17,475 2,519 Updated Dec 18, 2025

Removes large or troublesome blobs like git-filter-branch does, but faster. And written in Scala

Scala 11,890 573 Updated Jan 19, 2025

Open-source high-performance RISC-V processor

Scala 6,797 850 Updated Dec 18, 2025

Chisel: A Modern Hardware Design Language

Scala 4,510 642 Updated Dec 18, 2025

Rocket Chip Generator

Scala 3,644 1,210 Updated Sep 2, 2025

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

Scala 2,071 794 Updated Dec 2, 2025

SonicBOOM: The Berkeley Out-of-Order Machine

Scala 2,035 474 Updated Dec 6, 2025

FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility

Scala 982 259 Updated Jun 17, 2025

A Thrift parser/generator

Scala 799 246 Updated Apr 2, 2025

educational microarchitectures for risc-v isa

Scala 727 160 Updated Sep 1, 2025

Simple RISC-V 3-stage Pipeline in Chisel

Scala 602 124 Updated Aug 9, 2024

RISC-V Torture Test

Scala 204 52 Updated Jul 11, 2024

Labs to learn SpinalHDL

Scala 151 42 Updated Jul 4, 2024

FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL

Scala 101 15 Updated Nov 22, 2019