Skip to content
View aisdrtech's full-sized avatar

Block or report aisdrtech

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
aisdrtech/README.md

Hi there 👋

Popular repositories Loading

  1. ADCoctoSPI01 ADCoctoSPI01 Public

    Forked from mlab-modules/ADCoctoSPI01

    Octal input high-speed ADC with serial LVDS output.

    HTML 1

  2. Sigma-Delta_ADC Sigma-Delta_ADC Public

    Forked from jr7source/Sigma-Delta_ADC

    A Sigma-Delta LVDS comparator-based ADC core. Sigma-Delta LVDS Analog-to-Digital Signal Converter (8 Bit ADC, 10 bit ADC).

    1

  3. open-lora open-lora Public

    Forked from mananmishra11/open-lora

    Implementation for OpenLoRa, an extensible and open-sourced framework for validating LoRa implementations

    Python 1

  4. aisdrtech aisdrtech Public

  5. aisdrtech.github.io aisdrtech.github.io Public

    HTML

  6. ZYNQ_SARSystem ZYNQ_SARSystem Public

    Forked from Starynight410/ZYNQ_SARSystem

    利用ZYNQ7020实现SAR数据采集系统,其中包含硬件设计代码、上位机、测试程序。

    VHDL